

# High CMR, High Speed TTL Compatible Optocouplers

Technical Data

6N137	
HCNW137	HCPL-0631
HCNW2601	HCPL-0661
<b>HCNW2611</b>	HCPL-2601
<b>HCPL-0600</b>	HCPL-2611
<b>HCPL-0601</b>	HCPL-2630
HCPL-0611	HCPL-2631
<b>HCPL-0630</b>	HCPL-4661

#### **Features**

- 5 kV/ $\mu$ s Minimum Common Mode Rejection (CMR) at  $V_{CM}=50$  V for HCPL-X601/X631, HCNW2601 and 10 kV/ $\mu$ s Minimum CMR at  $V_{CM}=1000$  V for HCPL-X611/X661, HCNW2611
- **High Speed:** 10 MBd Typical
- LSTTL/TTL Compatible
- Low Input Current Capability: 5 mA
- Guaranteed ac and dc Performance over Temperature: -40°C to +85°C
- Available in 8-Pin DIP, SOIC-8, Widebody Packages
- Strobable Output (Single Channel Products Only)
- Safety Approval

  UL Recognized 2500 V rms
  for 1 minute and 5000 V rms\*
  for 1 minute per UL1577
  CSA Approved

  VDE 0884 Approved with

  V<sub>IORM</sub> = 630 V peak for
  HCPL-2611 Option 060 and
  V<sub>IORM</sub> = 1414 V peak for
  HCNW137/26X1
  BSI Certified
  (HCNW137/26X1 Only)
- MIL-STD-1772 Version Available (HCPL-56XX/ 66XX)

#### **Applications**


- Isolated Line Receiver
- Computer-Peripheral Interfaces
- Microprocessor System Interfaces
- Digital Isolation for A/D, D/A Conversion
- Switching Power Supply
- Instrument Input/Output Isolation
- Ground Loop Elimination
- Pulse Transformer Replacement

- Power Transistor Isolation in Motor Drives
- Isolation of High Speed Logic Systems

#### **Description**


The 6N137, HCPL-26XX/06XX/4661, HCNW137/26X1 are optically coupled gates that combine a GaAsP light emitting diode and an integrated high gain photo detector. An enable input allows the detector to be strobed. The output of the detector IC is

#### Functional Diagram



TRUTH TABLE (POSITIVE LOGIC)

LED	ENABLE	OUTPUT
ON	Н	L
OFF	Н	Н
ON	L	Н
OFF	L	Н
ON	NC	L
OFF	NC	Н



TRUTH TABLE (POSITIVE LOGIC)

LED OUTPUT

ON L

OFF H

\*5000 V rms/1 Minute rating is for HCNW137/26X1 and Option 020 (6N137, HCPL-2601/11/30/31, HCPL-4661) products only.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

an open collector Schottky-clamped transistor. The internal shield provides a guaranteed common mode transient immunity specification of 5,000 V/µs for the HCPL-X601/X631 and HCNW2601, and 10,000 V/µs for the HCPL-X611/X661 and HCNW2611.

This unique design provides maximum ac and dc circuit isolation while achieving TTL compatibility. The optocoupler ac and dc operational parameters are guaranteed from -40°C to +85°C allowing troublefree system performance.

The 6N137, HCPL-26XX, HCPL-06XX, HCPL-4661, HCNW137, and HCNW26X1 are suitable for high speed logic interfacing, input/output buffering, as line receivers in environments that conventional line receivers cannot tolerate and are recommended for use in extremely high ground or induced noise environments.

#### **Selection Guide**

Minimur	Minimum CMR			8-Pin DII	P (300 Mil)	(300 Mil) Small-Outli		Widebody (400 Mil)	Hermetic
dV/dt (V/μs)	V <sub>CM</sub> (V)	Input On- Current (mA)	Output Enable	Single Channel Package	Dual Channel Package	Single Channel Package	Dual Channel Package	Single Channel Package	Single and Dual Channel Packages
NA	NA	5	YES	6N137		HCPL-0600		HCNW137	
			NO		HCPL-2630		HCPL-0630		
5,000	50		YES	HCPL-2601		HCPL-0601		HCNW2601	
			NO		HCPL-2631		HCPL-0631		
10,000	1,000		YES	HCPL-2611		HCPL-0611		HCNW2611	
			NO		HCPL-4661		HCPL-0661		
1,000	50		YES	HCPL-2602 <sup>[1]</sup>					
3, 500	300		YES	HCPL-2612 <sup>[1]</sup>					
1,000	50	3	YES	HCPL-261A <sup>[1]</sup>		HCPL-061A <sup>[1]</sup>			
			NO		HCPL-263A <sup>[1]</sup>		HCPL-063A <sup>[1]</sup>		
1,000[2]	1,000		YES	HCPL-261N <sup>[1]</sup>		HCPL-061N <sup>[1]</sup>			
			NO		HCPL-263N <sup>[1]</sup>		HCPL-063N <sup>[1]</sup>		
1,000	50	12.5	[3]						HCPL-193X <sup>[1]</sup> HCPL-56XX <sup>[1]</sup> HCPL-66XX <sup>[1]</sup>


#### Notes:

- 1. Technical data are on separate HP publications.
- 2. 15 kV/µs with  $\rm V_{CM}$  = 1 kV can be achieved using HP application circuit.
- 3. Enable is available for single channel products only, except for HCPL-193X devices.

#### **Ordering Information**

Specify Part Number followed by Option Number (if desired).


#### Example:




Option data sheets available. Contact Hewlett-Packard sales representative or authorized distributor for information.

- \*For 6N137, HCPL-2601/11/30/31 and HCPL-4661 (8-pin DIP products) only.
- \*\*For HCPL-2611 only. Combination of Option 020 and Option 060 is not available.
- †Gull wing surface mount option applies to through hole parts only.

#### **Schematic**




USE OF A 0.1  $\mu\text{F}$  BYPASS CAPACITOR CONNECTED BETWEEN PINS 5 AND 8 IS RECOMMENDED (SEE NOTE 5).




#### **Package Outline Drawings**

8-pin DIP Package\*\* (6N137, HCPL-2601/11/30/31, HCPL-4661)




<sup>\*\*</sup>JEDEC Registered Data (for 6N137 only).


# 8-pin DIP Package with Gull Wing Surface Mount Option 300 (6N137, HCPL-2601/11/30/31, HCPL-4661)




#### Small-Outline SO-8 Package (HCPL-0600/01/11/30/31/61)




#### 8-Pin Widebody DIP Package (HCNW137, HCNW2601/11)



# 8-Pin Widebody DIP Package with Gull Wing Surface Mount Option 300 (HCNW137, HCNW2601/11)



# Solder Reflow Temperature Profile (HCPL-06XX and Gull Wing Surface Mount Option 300 Parts)



Note: Use of nonchlorine activated fluxes is highly recommended.

### **Regulatory Information**

The 6N137, HCPL-26XX/06XX/46XX, and HCNW137/26XX have been approved by the following organizations:

#### $\mathbf{UL}$

Recognized under UL 1577, Component Recognition Program, File E55361.

#### **CSA**

Approved under CSA Component Acceptance Notice #5, File CA 88324.

#### **VDE**

Approved according to VDE 0884/06.92. (HCPL-2611 Option 060 and HCNW137/26X1 only)

#### BSI

Certification according to BS415:1994 (BS EN60065:1994), BS7002:1992 (BS EN60950:1992) and EN41003:1993 for Class II applications. (HCNW137/26X1 only)

#### **Insulation and Safety Related Specifications**

Parameter	Symbol	8-pin DIP (300 Mil) Value	SO-8 Value	Widebody (400 Mil) Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.1	4.9	9.6	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	4.8	10.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	1.0	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Minimum Internal Tracking (Internal Creepage)		NA	NA	4.0	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	200	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	IIIa	IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

# VDE 0884 Insulation Related Characteristics (HCPL-2611 Option 060 Only)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 300 V rms		I-IV	
for rated mains voltage ≤ 450 V rms		I-III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	630	V <sub>peak</sub>
Input to Output Test Voltage, Method b*			
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec,	$V_{ m PR}$	1181	$V_{ m peak}$
Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a*			
$V_{IORM} \times 1.5 = V_{PR}$ , Type and sample test,	$ m V_{PR}$	945	$V_{ m peak}$
$t_{\rm m} = 60 \; {\rm sec}, \; {\rm Partial \; Discharge} < 5 \; {\rm pC}$			
Highest Allowable Overvoltage*			
(Transient Overvoltage, $t_{ini} = 10 \text{ sec}$ )	$V_{IOTM}$	6000	$V_{ m peak}$
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Figure 16, Thermal Derating curve.)			
Case Temperature	$T_{\rm S}$	175	$^{\circ}\mathrm{C}$
Input Current	$I_{S,INPUT}$	230	mA
Output Power	$P_{S,OUTPUT}$	600	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	$R_{S}$	≥ 10 <sup>9</sup>	Ω

<sup>\*</sup>Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884), for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

### VDE 0884 Insulation Related Characteristics (HCNW137/2601/2611 Only)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 600 V rms		I-IV	
for rated mains voltage ≤ 1000 V rms		I-III	
Climatic Classification (DIN IEC 68 part 1)		55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	1414	$V_{ m peak}$
Input to Output Test Voltage, Method b*			
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec,	$V_{ m PR}$	2651	$V_{ m peak}$
Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a*			
$V_{IORM} \times 1.5 = V_{PR}$ , Type and sample test,	$V_{ m PR}$	2121	$V_{ m peak}$
$t_{\rm m} = 60 \; {\rm sec}, \; {\rm Partial \; Discharge} < 5 \; {\rm pC}$			
Highest Allowable Overvoltage*			
(Transient Overvoltage, $t_{ini} = 10 \text{ sec}$ )	$V_{IOTM}$	8000	$V_{peak}$
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Figure 16, Thermal Derating curve.)			
Case Temperature	$T_{\rm S}$	150	$^{\circ}\mathrm{C}$
Input Current	$I_{S,INPUT}$	400	mA
Output Power	$P_{S,OUTPUT}$	700	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	$R_{S}$	≥ 109	Ω

<sup>\*</sup>Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section (VDE 0884), for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in

## Absolute Maximum Ratings\* (No Derating Required up to 85°C)

Parameter	Symbol	Package**	Min.	Max.	Units	Note	
Storage Temperature	$T_{\mathrm{S}}$		-55	125	°C		
Operating Temperature†	T <sub>A</sub>		-40	85	°C		
Average Forward Input Current	$I_{\mathrm{F}}$	Single 8-Pin DIP Single SO-8 Widebody		20	mA	2	
		Dual 8-Pin DIP Dual SO-8		15		1, 3	
Reverse Input Voltage	$V_{\rm R}$	8-Pin DIP, SO-8		5	V	1	
		Widebody		3			
Input Power Dissipation	PI	Widebody		40	mW		
Supply Voltage (1 Minute Maximum)	V <sub>CC</sub>			7	V		
Enable Input Voltage (Not to Exceed V <sub>CC</sub> by more than 500 mV)	$ m V_E$	Single 8-Pin DIP Single SO-8 Widebody		$V_{\rm CC}$ + 0.5	V		
Enable Input Current	$I_{\mathrm{E}}$			5	mA		
Output Collector Current	IO			50	mA	1	
Output Collector Voltage (Selection for Higher Output Voltages up to 20 V is Available.)	V <sub>O</sub>			7	V	1	
Output Collector Power Dissipation	Po	Single 8-Pin DIP Single SO-8 Widebody		85	mW		
		Dual 8-Pin DIP Dual SO-8		60		1, 4	
Lead Solder Temperature	$T_{LS}$	8-Pin DIP		0°C for 10 se			
(Through Hole Parts Only)				n below seati			
	Widebody			260°C for 10 sec., up to seating plane			
Solder Reflow Temperature		SO-8 and		Package Out			
Profile (Surface Mount Parts Only)		Option 300	Di	rawings section	on		

<sup>\*</sup>JEDEC Registered Data (for 6N137 only).

## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units
Input Current, Low Level	$I_{\mathrm{FL}}*$	0	250	μΑ
Input Current, High Level <sup>[1]</sup>	I <sub>FH</sub> **	5	15	mA
Power Supply Voltage	$V_{CC}$	4.5	5.5	V
Low Level Enable Voltage†	$ m V_{EL}$	0	0.8	V
High Level Enable Voltage†	$V_{\mathrm{EH}}$	2.0	$V_{\rm CC}$	V
Operating Temperature	T <sub>A</sub>	-40	85	$^{\circ}\mathrm{C}$
Fan Out (at $R_L = 1 \text{ k}\Omega)^{[1]}$	N		5	TTL Loads
Output Pull-up Resistor	$R_{ m L}$	330	4 k	Ω

<sup>\*</sup>The off condition can also be guaranteed by ensuring that  $V_{\rm FL} \leq 0.8 \ \rm volts.$ 

<sup>\*\*</sup>Ratings apply to all devices except otherwise noted in the **Package** column.  $\dagger 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  on JEDEC Registration.

<sup>\*\*</sup>The initial switching threshold is 5 mA or less. It is recommended that 6.3 mA to 10 mA be used for best performance and to permit at least a 20% LED degradation guardband.

<sup>†</sup>For single channel products only.

Electrical Specifications Over recommended temperature ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) unless otherwise specified. All Typicals at  $V_{CC} = 5$  V,  $T_A = 25^{\circ}C$ . All enable test conditions apply to single channel products only. See note 5.

Parameter	Sym.	Package	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	Fig.	Note
High Level Output Current	I <sub>OH</sub> *	All		5.5	100	μА	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V}, V_{O} = 5.5 \text{ V}, I_{F} = 250 \mu\text{A}$	1	1, 6, 19
Input Threshold Current	$I_{TH}$	Single Channel Widebody		2.0	5.0	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V}, V_{O} = 0.6 \text{ V},$	2, 3	19
		Dual Channel		2.5			$I_{OL}$ (Sinking) = 13 mA		
Low Level Output Voltage	V <sub>OL</sub> *	8-Pin DIP SO-8		0.35	0.6	V	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V},$ $I_{F} = 5 \text{ mA},$	2, 3, 4, 5	1, 19
		Widebody		0.4			$I_{OL}$ (Sinking) = 13 mA		
High Level Supply	$I_{CCH}$	Single Channel		7.0 6.5	10.0*	mA	$\begin{array}{c c} V_{\rm E} = 0.5 \text{ V} & V_{\rm CC} = 5.5 \text{ V} \\ \hline V_{\rm CC} = 0.5 \text{ V} & V_{\rm CC} = 0.5 \text{ V} \end{array}$		7
Current		Dual Channel		10	15				
Low Level Supply	$I_{CCL}$	Single Channel		9.0	13.0*	mA	$V_{\rm E} = 0.5  {\rm V}$ $V_{\rm CC} = 5.5  {\rm V}$		8
Current		2 10		8.5	2.1		$V_E = V_{CC}$ $I_F = 10 \text{ mA}$		
		Dual Channel		13	21		Both Channels		
High Level Enable Current	$I_{EH}$	Single Channel		-0.7	-1.6	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V}$		
Low Level Enable Current	I <sub>EL</sub> *			-0.9	-1.6	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 0.5 \text{ V}$		9
High Level Enable Voltage	$V_{\rm EH}$		2.0			V			19
Low Level Enable Voltage	$ m V_{EL}$				0.8	V			
Input Forward	$V_{\mathrm{F}}$	8-Pin DIP	1.4	1.5	1.75*	V	$T_{A} = 25^{\circ}C$ $I_{F} = 10 \text{ mA}$	6, 7	1
Voltage		SO-8	1.3		1.80				
		Widebody	1.25	1.64	1.85 2.05		$T_A = 25$ °C		
Input Reverse Breakdown	BV <sub>R</sub> *	8-Pin DIP SO-8	5			V	$I_R = 10 \mu A$		1
Voltage		Widebody	3				$I_R = 100 \mu\text{A}, T_A = 25^{\circ}\text{C}$		
Input Diode	$\Delta V_{ m F}/$	8-Pin DIP		-1.6		mV/°C	$I_F = 10 \text{ mA}$	7	1
Temperature	$\Delta T_{A}$	SO-8							
Coefficient		Widebody		-1.9					
Input Capacitance	$C_{IN}$	8-Pin DIP SO-8		60		pF	$f=1~\mathrm{MHz},\mathrm{V_F}=0~\mathrm{V}$		1
		Widebody		70					

<sup>\*</sup>JEDEC registered data for the 6N137. The JEDEC Registration specifies  $0^{\circ}$ C to  $+70^{\circ}$ C. HP specifies  $-40^{\circ}$ C to  $+85^{\circ}$ C.

## **Switching Specifications (AC)**

Over Recommended Temperature ( $T_A = -40^{\circ}\text{C}$  to +85°C),  $V_{CC} = 5$  V,  $I_F = 7.5$  mA unless otherwise specified. All Typicals at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 5$  V.

Parameter	Sym.	Package**	Min.	Typ.	Max.	Units	<b>Test Conditions</b>	Fig.	Note
Propagation Delay Time to High Output Level	t <sub>PLH</sub>		20	48	75* 100	ns	$T_A = 25$ °C $R_L = 350$ Ω $C_L = 15$ pF	8, 9, 10	1, 10, 19
Propagation Delay Time to Low Output Level	$ m t_{PHL}$		25	50	75* 100	ns	$T_A = 25$ °C		1, 11, 19
Pulse Width Distortion	t <sub>PHL</sub> - t <sub>PLH</sub>	8-Pin DIP SO-8 Widebody		3.5	35 40	ns		8, 9, 10, 11	13, 19
Propagation Delay Skew	${ m t_{PSK}}$				40	ns			12, 13, 19
Output Rise Time (10-90%)	$t_{ m r}$			24		ns		12	1, 19
Output Fall Time (90-10%)	$\mathbf{t_f}$			10		ns		12	1, 19
	t <sub>ELH</sub>	Single Channel		30		ns	$\begin{aligned} R_{L} &= 350 \ \Omega, \\ C_{L} &= 15 \ pF, \\ V_{EL} &= 0 \ V, V_{EH} = 3 \ V \end{aligned}$	13, 14	14
$\begin{array}{c} \textbf{Propagation Delay} \\ \textbf{Time of Enable} \\ \textbf{from } V_{EL} \textbf{ to } V_{EH} \end{array}$	$ m t_{EHL}$	Single Channel		20		ns			15

<sup>\*</sup>JEDEC registered data for the 6N137.

<sup>\*\*</sup>Ratings apply to all devices except otherwise noted in the  ${\bf Package}$  column.

Parameter	Sym.	Device	Min.	Тур.	Units	Te	st Conditions	Fig.	Note
Logic High Common Mode Transient	CM <sub>H</sub>	6N137 HCPL-2630 HCPL-0600/0630 HCNW137		10,000	V/µs	$ V_{\rm CM}  = 10  \rm V$	$\begin{split} &V_{CC}=5~V,~I_F=0~mA,\\ &V_{O(MIN)}=2~V,\\ &R_L=350~\Omega,~T_A=25^{\circ}C \end{split}$	15	1, 16, 18, 19
Immunity		HCPL-2601/2631 HCPL-0601/0631 HCNW2601	5,000	10,000		$ V_{\rm CM}  = 50  \mathrm{V}$			
		HCPL-2611/4661 HCPL-0611/0661 HCNW2611	10,000	15,000		$ V_{CM}  = 1 \text{ kV}$			
Logic Low Common Mode Transient	$ \mathrm{CM_L} $	6N137 HCPL-2630 HCPL-0600/0630 HCNW137		10,000	V/μs	$ V_{CM}  = 10 \text{ V}$	$\begin{aligned} &V_{CC} = 5 \text{ V, } I_F = 7.5 \text{ mA,} \\ &V_{O(MAX)} = 0.8 \text{ V,} \\ &R_L = 350 \Omega,  T_A = 25 ^{\circ}\text{C} \end{aligned}$	15	1, 17, 18, 19
Immunity		HCPL-2601/2631 HCPL-0601/0631 HCNW2601	5,000	10,000		$ V_{\rm CM}  = 50 \text{ V}$			
		HCPL-2611/4661 HCPL-0611/0661 HCNW2611	10,000	15,000		$ V_{CM}  = 1 \text{ kV}$			

#### **Package Characteristics**

All Typicals at  $T_A = 25$ °C.

Parameter	Sym.	Package	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Insulation	I <sub>I-O</sub> *	Single 8-Pin DIP Single SO-8			1	μА	45%  RH,  t = 5  s, $V_{I-O} = 3 \text{ kV dc, } T_A = 25^{\circ}\text{C}$		20, 21
Input-Output Momentary With- stand Voltage**	V <sub>ISO</sub>	8-Pin DIP, SO-8 Widebody OPT 020†	2500 5000 5000			V rms	$RH \le 50\%, t = 1 \text{ min},$ $T_A = 25 ^{\circ}C$		20, 21
Input-Output Resistance	R <sub>I-O</sub>	8-Pin DIP, SO-8 Widebody	$\frac{10^{12}}{10^{11}}$	$\frac{10^{12}}{10^{13}}$		Ω			1, 20, 23
Input-Output Capacitance	C <sub>I-O</sub>	8-Pin DIP, SO-8 Widebody		0.6 0.5	0.6	pF	$f = 1$ MHz, $T_A = 25$ °C		1, 20, 23
Input-Input Insulation Leakage Current	I <sub>I-I</sub>	Dual Channel		0.005		μА	RH $\leq 45\%$ , t = 5 s, V <sub>I-I</sub> = 500 V		24
Resistance (Input-Input)	R <sub>I-I</sub>	Dual Channel		1011		Ω			24
Capacitance (Input-Input)	C <sub>I-I</sub>	Dual 8-Pin DIP Dual SO-8		0.03 0.25		pF	f = 1 MHz		24


<sup>\*</sup>JEDEC registered data for the 6N137. The JEDEC Registration specifies 0°C to 70°C. HP specifies -40°C to 85°C.


#### Notes:

- 1. Each channel.
- 2. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does not exceed 20 mA.
- 3. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does not exceed 15 mA.
- 4. Derate linearly above  $80^{\circ}$ C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package.
- 5. Bypassing of the power supply line is required, with a  $0.1~\mu F$  ceramic disc capacitor adjacent to each optocoupler as illustrated in Figure 17. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20 mm.
- 6. The JEDEC registration for the 6N137 specifies a maximum  $I_{OH}$  of 250  $\mu$ A. HP guarantees a maximum  $I_{OH}$  of 100  $\mu$ A.
- 7. The JEDEC registration for the 6N137 specifies a maximum  $I_{CCH}$  of 15 mA. HP guarantees a maximum  $I_{CCH}$  of 10 mA.
- 8. The JEDEC registration for the 6N137 specifies a maximum  $I_{CCL}$  of 18 mA. HP guarantees a maximum  $I_{CCL}$  of 13 mA.
- 9. The JEDEC registration for the 6N137 specifies a maximum  $I_{EL}$  of -2.0 mA. HP guarantees a maximum  $I_{EL}$  of -1.6 mA.
- 10. The  $t_{PLH}$  propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising edge of the output pulse.
- 11. The t<sub>PHL</sub> propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling edge of the output pulse.
- 12. t<sub>PSK</sub> is equal to the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature and specified test conditions.
- 13. See application section titled "Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew" for more information.
- 14. The t<sub>ELH</sub> enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point on the rising edge of the output pulse.
- 15. The  $t_{EHL}$  enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on the falling edge of the output pulse.
- 16.  $CM_H$  is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state (i.e.,  $V_0 > 2.0 V$ ).
- 17.  $CM_L$  is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i.e.,  $V_O < 0.8 \text{ V}$ ).
- 18. For sinusoidal voltages, (  $|\,dV_{CM}\,\,|\,\,/\,\,dt)_{max}=\pi f_{CM}V_{CM}(p\hbox{-}p).$

<sup>\*\*</sup>The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable), your equipment level safety specification or HP Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage." †For 6N137, HCPL-2601/2611/2630/2631/4661 only.

- 19. No external pull up is required for a high logic state on the enable input. If the  $V_E$  pin is not used, tying  $V_E$  to  $V_{CC}$  will result in improved CMR performance. For single channel products only.
- 20. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- 21. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 3000$  V rms for one second (leakage detection current limit,  $I_{I-O} \leq 5 \mu A$ ). This test is performed before the 100% production test for partial discharge (Method b) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
- 22. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 6000$  V rms for one second (leakage detection current limit,  $I_{I-O} \leq 5 \mu A$ ). This test is performed before the 100% production test for partial discharge (Method b) shown in the VDE 0884 Insulation Characteristics Table, if applicable.
- 23. Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together. For dual channel products only.
- 24. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual channel products only.











Figure 1. Typical High Level Output Current vs. Temperature.

Figure 2. Typical Output Voltage vs. Forward Input Current.






 ${\bf Figure~3.~Typical~Input~Threshold~Current~vs.~Temperature.}$ 



 ${\bf Figure~4.~Typical~Low~Level~Output~Voltage~vs.~Temperature.}$ 






Figure 6. Typical Input Diode Forward Characteristic.





Figure 7. Typical Temperature Coefficient of Forward Voltage vs. Input Current.



# $^{\star}\text{C}_{L}$ is approximately 15 pF which includes probe and stray wiring capacitance.




Figure 8. Test Circuit for  $t_{\mbox{\tiny PHL}}$  and  $t_{\mbox{\tiny PLH}}.$ 





Figure 9. Typical Propagation Delay vs. Temperature.

Figure 10. Typical Propagation Delay vs. Pulse Input Current.






Figure 11. Typical Pulse Width

Figure 12. Typical Rise and Fall Time




Figure 13. Test Circuit for  $t_{\rm EHL}$  and  $t_{\rm ELH}$ 




Figure 14. Typical Enable Propagation Delay vs. Temperature.




Figure 15. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.




Figure 16. Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per VDE 0884.





Figure 17. Recommended Printed Circuit Board Layout.



\*DIODE D1 (1N916 OR EQUIVALENT) IS NOT REQUIRED FOR UNITS WITH OPEN COLLECTOR OUTPUT.




Figure 18. Recommended TTL/LSTTL to TTL/LSTTL Interface Circuit.

#### Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high  $(t_{PLH})$ is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low  $(t_{PHL})$  is the amount of time required for the input signal to propagate to the output causing the output to change from high to low (see Figure 8).

Pulse-width distortion (PWD) results when  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  differ in value. PWD is defined as the difference between  $t_{PLH}$  and  $t_{PHL}$ and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-l, etc.).

Propagation delay skew, t<sub>PSK</sub>, is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t<sub>PLH</sub> or t<sub>PHL</sub>, for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 19, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t<sub>PSK</sub> is the difference between the shortest propagation delay, either t<sub>PLH</sub> or t<sub>PHL</sub>, and the longest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ .

As mentioned earlier,  $t_{PSK}$  can determine the maximum parallel data transmission rate. Figure 20 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock

signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 20 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t<sub>PSK</sub>. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The t<sub>PSK</sub> specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulsewidth distortion and propagation delay skew over the recommended temperature, input current, and power supply ranges.




Figure 19. Illustration of Propagation Delay Skew -  $t_{\mbox{\scriptsize PSK}}.$ 

Figure 20. Parallel Data Transmission Example.