## Features

－Industry－standard Architecture
－ 12 ns Maximum Pin－to－pin Delay
－Zero Power－ $25 \mu \mathrm{~A}$ Maximum Standby Power（Input Transition Detection）
－CMOS and TTL Compatible Inputs and Outputs
－Advanced Electrically－erasableTechnology
－Reprogrammable
－100\％Tested
－Latch Feature Holds Inputs to Previous Logic State
－High－reliability CMOS Process
－ 20 Year Data Retention
－ 100 Erase／Write Cycles
－2，000V ESD Protection
－ 200 mA Latchup Immunity
－Commercial and Industrial Temperature Ranges
－Dual－in－line and Surface Mount Standard Pinouts
－PCI Compliant

## Block Diagram



## Description

The ATF22V10CZ／CQZ is a high－performance CMOS（electrically－erasable） programmable logic device（PLD）which utilizes Atmel＇s proven electrically－erasable
（continued）

Pin Configurations
All Pinouts Top View

| Pin Name | Function |
| :--- | :--- |
| CLK | Clock |
| IN | Logic Inputs |
| I／O | Bi－directional Buffers |
| VCC | ＋5V Supply |



Notex $\overline{-1}$ For BLCC，P1，P8，P15 and P22 can be left unconnected．For superior performance，con－

TSSOP


## DIP／SOIC



ATF22V10CZ ATF22V10CQZ

## AI․․․

Flash memory technology. Speeds down to 12 ns with zero standby power dissipation are offered. All speed ranges are specified over the full $5 \mathrm{~V} \pm 10 \%$ range for industrial temperature ranges; $5 \mathrm{~V} \pm 5 \%$ for commercial range 5 -volt devices. The ATF22V10CZ/CQZ provides a low voltage and edge-sensing "zero" power CMOS PLD solution with "zero" standby power ( $5 \mu \mathrm{~A}$ typical). The ATF22V10CZ/CQZ provides a "zero" power CMOS PLD solution with 5 V operating voltages, powering down automatically to the zero power-mode through Atmel's patented Input Transition Detection (ITD) circuitry when the device is idle, offering "zero" ( $25 \mu \mathrm{~A}$ worst case) standby power. This feature allows the user to manage total system power to
meet specific application requirements and enhance reliability. Pin "keeper" circuits on input and output pins eliminate static power consumed by pull-up resistors. The "CQZ" combines the low high-frequency $\mathrm{I}_{\mathrm{CC}}$ of the " Q " design with the " $Z$ " feature.
The ATF22V10CZ/CQZ incorporates a superset of the generic architectures, which allows direct replacement of the 22V10 family and most 24 -pin combinatorial PLDs. Ten outputs are each allocated 8 to 16 product terms. Three different modes of operation, configured automatically with software, allow highly complex logic functions to be realized.
*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6 V DC, which may undershoot to -2.0V for pulses of less than 20 ns . Maximum output pin voltage is $\mathrm{V}_{\mathrm{CC}}+0.75 \mathrm{~V} \mathrm{DC}$, which may overshoot to 7.0 V for pulses of less than 20 ns .

## DC and AC Operating Conditions

|  | Commercial | Industrial |
| :--- | :---: | :---: |
| Operating Temperature (Ambient) | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ |

## Compiler Mode Selection

|  | PAL Mode <br> (5828 Fuses) | GAL Mode <br> (5892 Fuses) |
| :--- | :---: | :---: |
| Synario | ATF22V10C (DIP) | ATF22V10C DIP (UES) |
|  | ATF22V10C (PLCC) | ATF22V10C PLCC (UES) |

## Functional Logic Diagram Description

The Functional Logic Diagram describes the ATF22V10CZ/CQZ architecture.
The ATF22V10CZ/CQZ has 12 inputs and 10 I/O macrocells. Each macrocell can be configured into one of four output configurations: active high/low, registered/combinatorial output. The universal architecture of the ATF22V10CZ/CQZ can be programmed to emulate most 24-pin PAL devices.

Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF22V10CZ/CQZ. Eight bytes ( 64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

## DC Characteristics

| Symbol | Parameter | Condition |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IL }}$ | Input or I/O Low Leakage Current | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}} \text { (Max) } \\ & 3.5 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input or I/O High Leakage Current |  |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Clocked Power Supply Current | $V_{C C}=M a x$ Outputs Open, $\mathrm{f}=15 \mathrm{MHz}$ | CZ-12, 15 | Com |  | 90 | 150 | mA |
|  |  |  | CZ-15 | Ind |  | 90 | 180 | mA |
|  |  |  | CQZ-20 | Com |  | 40 | 60 | mA |
|  |  |  | CQZ-20 | Ind |  | 40 | 80 | mA |
| $\mathrm{I}_{\mathrm{SB}}$ | Power Supply Current, Standby | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{MAX} \\ & \text { Outputs Open } \end{aligned}$ | CZ-12, 15 | Com |  | 5 | 25 | $\mu \mathrm{A}$ |
|  |  |  | CZ-15 | Ind |  | 5 | 50 | $\mu \mathrm{A}$ |
|  |  |  | CQZ-20 | Com |  | 5 | 25 | $\mu \mathrm{A}$ |
|  |  |  | CQZ-20 | Ind |  | 5 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{IOS}^{(1)}$ | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  |  |  |  | -130 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  |  | 2.0 |  | $\mathrm{V}_{C C}+0.75$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \end{aligned}$ |  |  |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CCIO}}=\mathrm{Min}, \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ |  |  |  | 2.4 |  | V |

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec .

## AIIE

## AC Waveforms



## AC Characteristics ${ }^{(1)}$

| Symbol | Parameter | -12 |  | -15 |  | -20 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Non-registered Output | 3 | 12 | 3 | 15 | 3 | 20 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | Clock to Feedback |  | 6 |  | 4.5 |  | 8 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output | 2 | 8 | 2 | 8 | 2 | 12 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Input or Feedback Setup Time | 10 |  | 10 |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Hold Time | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {w }}$ | Clock Width | 6 |  | 6 |  | 10 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | External Feedback $1 /\left(t_{s}+t_{C O}\right)$ <br> Internal Feedback $1 /\left(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CF}}\right)$ <br> No Feedback 1/(tp) |  | $\begin{gathered} 55.5 \\ 62 \\ 83.3 \end{gathered}$ |  | $\begin{gathered} 55.5 \\ 69 \\ 83.3 \end{gathered}$ | $\begin{aligned} & 38.5 \\ & 45.5 \\ & 50.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $t_{\text {EA }}$ | Input to Output Enable - Product Term | 3 | 12 | 3 | 15 | 3 | 20 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable - Product Term | 2 | 15 | 3 | 15 | 3 | 20 | ns |
| $\mathrm{t}_{\text {PZX }}$ | OE Pin to Output Enable | 2 | 12 | 2 | 15 | 2 | 20 | ns |
| $t_{\text {PXZ }}$ | OE Pin to Output Disable | 2 | 15 | 2 | 15 | 2 | 20 | ns |
| $\mathrm{t}_{\mathrm{AP}}$ | Input or I/O to Asynchronous Reset of Register | 3 | 10 | 3 | 15 | 3 | 22 | ns |
| $\mathrm{t}_{\text {SP }}$ | Setup Time, Synchronous Preset | 10 |  | 10 |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Asynchronous Reset Width | 7 |  | 8 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time | 5 |  | 6 |  | 20 |  | ns |
| $t_{\text {SPR }}$ | Synchronous Preset to Clock Recovery Time | 10 |  | 10 |  | 14 |  | ns |

Note: 1. See ordering information for valid part numbers.

Input Test Waveforms and Measurement Levels


## Output Test Loads



Note: Similar competitors devices are specified with slightly different loads. These load differences may affect output signals' delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible device specification conditions.

## Pin Capacitance

$\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}=25 \mathrm{C}^{(1)}$

|  | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | 8 | 10 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V} ; \mathrm{f}=1.0 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | 8 | 10 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} ; \mathrm{f}=1.0 \mathrm{MHz}$ |

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not $100 \%$ tested.

## Power-up Reset

The registers in the ATF22V10CZ/CQZ are designed to reset during power-up. At a point delayed slightly from $\mathrm{V}_{\mathrm{cc}}$ crossing $\mathrm{V}_{\mathrm{RST}}$, all registers will be reset to the low state. The output state will depend on the polarity of the buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how $\mathrm{V}_{\mathrm{CC}}$ actually rises in the system, the following conditions are required:

1. The $\mathrm{V}_{\mathrm{CC}}$ rise must be monotonic and start below 0.7 V .
2. The clock must remain stable during $T_{P R}$.
3. After $T_{P R}$ occurs, all input and feedback setup times must be met before driving the clock pin high.

## Preload of Register Outputs

The ATF22V10CZ/CQZ's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

## Electronic Signature Word

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

## Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF22V10CZ/CQZ fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible. The security fuse should be programmed last, as its effect is immediate.

## Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See CMOS PLD Programming Hardware \& Software Support for information on software/programming.


| Parameter | Description | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{PR}}$ | Power-up <br> Reset Time | 600 | 1000 | ns |
| $\mathrm{~V}_{\mathrm{RST}}$ | Power-up <br> Reset Voltage | 3.8 | 4.5 | V |

## Input and I/O Pull-ups

All ATF22V10CZ/CQZ family members have internal input and I/O pin-keeper circuits. Therefore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven state. This ensures that all logic array inputs and
device outputs are at known states. These are relatively weak active circuits that can be easily overridden by TTLcompatible drivers (see input and I/O diagrams below).

## Input Diagram



I/O Diagram


## Functional Logic Diagram ATF22V10CZICQZ




ATF22V10CZ SUPPLY CURRENT vs. INPUT FREQUENCY $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$






ATF22V10CZ/CQZ OUTPUT SOURCE CURRENT
VS.


ATF22V10CZICQZ OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE $\left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}\right)$










ATF22V10C DELTA $T_{P D}$ vs.



ATF22V10C DELTA $T_{\text {co }}$ VS. OUTPUT LOADING



## ATF22V10CZ/CQZ Ordering Information

| $\begin{gathered} \hline \mathrm{t}_{\mathrm{PD}} \\ \text { (ns) } \end{gathered}$ | $\begin{gathered} \mathrm{t}_{\mathrm{s}} \\ \mathrm{(ns}) \end{gathered}$ | $\begin{gathered} \mathbf{t}_{\mathrm{co}} \\ (\mathrm{~ns}) \end{gathered}$ | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | 10 | 8 | ATF22V10CZ-12JC <br> ATF22V10CZ-12PC <br> ATF22V10CZ-12SC <br> ATF22V10CZ-12XC | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \\ & 24 \mathrm{X} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
| 15 | 4.5 | 8 | ATF22V10CZ-15JC <br> ATF22V10CZ-15PC <br> ATF22V10CZ-15SC <br> ATF22V10CZ-15XC | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \\ & 24 \mathrm{X} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATF22V10CZ-15JI <br> ATF22V10CZ-15PI <br> ATF22V10CZ-15SI <br> ATF22V10CZ-15XI | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \\ & 24 \mathrm{X} \end{aligned}$ | Industrial $\left(-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)$ |
| 20 | 14 | 12 | ATF22V10CQZ-20JC <br> ATF22V10CQZ-20PC <br> ATF22V10CQZ-20SC <br> ATF22V10CQZ-20XC | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \\ & 24 \mathrm{X} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATF22V10CQZ-20JI ATF22V10CQZ-20PI ATF22V10CQZ-20SI ATF22V10CQZ-20XI | $\begin{aligned} & 28 \mathrm{~J} \\ & 24 \mathrm{P} 3 \\ & 24 \mathrm{~S} \\ & 24 \mathrm{X} \end{aligned}$ | Industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |

## Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "l" to the "C" device ( 7 ns " C " = 10 ns " l ") and de-rate power by $30 \%$.

| Package Type |  |
| :--- | :--- |
| $\mathbf{2 8 J}$ | 28-lead, Plastic J-leaded Chip Carrier (PLCC) |
| $\mathbf{2 4 P 3}$ | 24-pin, 0.300", Plastic Dual Inline Package (PDIP) |
| $\mathbf{2 4 S}$ | 24-lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC) |
| $\mathbf{2 4 X}$ | 24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP) |

## Packaging Information

| 28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-018 AB | 24P3, 24-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 AF |
| :---: | :---: |
| 24S, 24-lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters) | 24X, 24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outine (TSSOP) <br> Dimensions in Inches and (Millimeters) |

## Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600
Europe
Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Operations

Atmel Colorado Springs<br>1150 E. Cheyenne Mtn. Blvd.<br>Colorado Springs, CO 80906<br>TEL (719) 576-3300<br>FAX (719) 540-1759

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex
France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001
Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743
Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex
France
TEL (33) 4-7658-3000
FAX (33) 4-7658-3480

| Fax-on-Demand | e-mail |
| :--- | :--- |
| North America: | literature @atmel.com |

Norh America:
1-(800) 292-8635
International:
1-(408) 441-0732
e-mail
literature@ atmel.com
Web Site
http://www.atmel.com

## BBS

1-(408) 436-4309
© Atmel Corporation 2001.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
Marks bearing ${ }^{\circledR}$ and/or ${ }^{\text {TM }}$ are registered trademarks and trademarks of Atmel Corporation.
Terms and product names in this document may be trademarks of others.

