



查询CS403供应商



捷多邦, 专业PCB打样工厂, 24小时加急出货

CS403

# 5V, 750mA Linear Regulator with RESET

## Description

The CS403 is a linear regulator specially designed as a post regulator. The CS403 provides low noise, low drift, and high accuracy to improve the performance of a switching power supply. It is ideal for applications requiring a highly efficient and accurate linear regulator. The active RESET makes the device particularly well suited to supply microprocessor based systems. The PNP-NPN output stage

assures a low dropout voltage without requiring excessive supply current. Its features include low dropout (1V typically) and low supply drain (4mA typical with  $I_{OUT} = 500mA$ ).

The CS403 design optimizes supply rejection by switching the internal reference from the supply input to the regulator output as soon as the nominal output voltage is reached.


## Features

- 5V  $\pm 5\%$  Output Voltage
- Low Drift
- High Efficiency
- Short Circuit Protection
- Active Delayed Reset
- Noise Immunity on Reset
- 750mA Output Current

## Absolute Maximum Ratings

Forward Input Voltage .....18V  
 Operating Junction Temperature,  $T_j$ .....-40 to 150°C  
 Storage Temperature.....-55 to 150°C  
 Lead Temperature Soldering  
 Wave Solder (through hole styles only).....10 sec. max, 260°C peak

## Block Diagram



## Package Options

5 Lead TO-220

Tab (Gnd)



1.  $V_{IN}$
2. RESET
3. Gnd
4. Delay
5.  $V_{OUT}$

**Electrical Characteristics : Refer to the test circuit,  $-40^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}$ ,  $-40 \leq T_J \leq 150^{\circ}\text{C}$ ,  $7\text{V} \leq V_{IN} \leq 10\text{V}$  unless otherwise specified**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Voltage, $V_{OUT}$	$V_{IN} = 8.5\text{V}$ , $I_{OUT} = 250\text{mA}$ $T_J = 25^{\circ}\text{C}$ $100\text{mA} \leq I_{OUT} \leq 750\text{mA}$	4.95 4.85	5.00 5.00	5.05 5.15	V
Operating Input Voltage	$100$ to $750\text{mA}$	-0.75		18.0	V
Load Regulation	$100\text{mA} \leq I_{OUT} \leq 750\text{mA}$ , $V_{IN} = 8.5\text{V}$		30	100	mV
Dropout Voltage	$I_{OUT} = 750\text{mA}$		1.4	1.8	V
Quiescent Current	$I_{OUT} = 0\text{mA}$ $I_{OUT} = 750\text{mA}$		3 5	4 25	mA
PSRR	$I_{OUT} = 250\text{mA}$ $f = 120\text{Hz}$ $C_{OUT} = 10\mu\text{F}$ , $V_{IN} = 8.5\text{V} \pm V_{PP}$		70		dB
Output Short Circuit Current			1		A
Reset Output Voltage	$I_R = 1.6\text{mA}$ $1.0 \leq V_{OUT} \leq 4.75\text{V}$		0.08	0.40	V
Reset Output Leakage Current	$V_{OUT}$ in regulation		0	50	$\mu\text{A}$
Delay Time for Reset Output	$C_d = 100\text{nF}$	10	20	30	ms
Reset Threshold: $V_{RTH}$ $V_{RTL}$	$V_{OUT}$ Increasing $V_{OUT}$ Decreasing	4.75		$V_{OUT} - 0.04$	V
Threshold Hysteresis		10	50		mV
Delay, $V_{DTC}$	Charge	3.7	4.0	4.4	V
Delay, $V_{DTD}$	Discharge	3.1	3.5	3.9	V
Delay Hysteresis, $V_{DH}$		200	500	1000	mV
Reset Delay Capacitor Charging Current, $I_{CH}$		10	20	40	$\mu\text{A}$
Reset Delay Capacitor Discharge Voltage, $V_{DIS}$			0.6	1.2	V

$$t_d = C_d \times V_{DTC} / I_{ch}$$

$$= C_{Delay} \times 2.10^5 \text{ (typical)}$$

where:


- $t_d$  = Time delay
- $C_d$  = Value of external charging capacitor (see test circuit).
- $V_{DTC}$  = Delay threshold charge
- $I_{ch}$  = Reset delay capacitor charging current.

**Package Lead Description**


PACKAGE LEAD #	LEAD SYMBOL	FUNCTION
<b>5 Lead TO-220</b>		
1	$V_{IN}$	Input voltage.
2	$\overline{\text{RESET}}$	CMOS compatible output lead. $\overline{\text{RESET}}$ goes low whenever $V_{OUT}$ falls out of regulation.
3	Gnd	Ground connection.
4	Delay	Timing capacitor for $\overline{\text{RESET}}$ function.
5	$V_{OUT}$	Regulated output voltage, 5V (typ).

## Typical Performance Characteristics


CS403



Output Voltage vs.  $V_{IN}$ ,  $I_Q$




Dropout Voltage vs. Output Current Over Temperature



Output Voltage vs. Junction Temperature

## Reset Circuit Waveform



- (1) - No Delay Capacitor.
- (2) - With Delay Capacitor.
- (3) - Max. Reset Voltage ( $<1.0\text{V}$ )

## Circuit Description

The CS403  $\overline{\text{RESET}}$  function is very precise, has hysteresis on both the  $\overline{\text{RESET}}$  and Delay comparators, a latching Delay capacitor discharge circuit, and operates down to 1V.

The  $\overline{\text{RESET}}$  circuit output is an open collector type with ON and OFF parameters as specified. The  $\overline{\text{RESET}}$  output NPN transistor is controlled by the two circuits described (see Block Diagram).


### Low Voltage Inhibit Circuit

This circuit monitors output voltage, and when output voltage is below the specified minimum, causes the  $\overline{\text{RESET}}$  output transistor to be in the ON (saturation) state. When the output voltage is above the specified level, this circuit permits the  $\overline{\text{RESET}}$  output transistor to go into the OFF state if allowed by the reset Delay circuit.

### Reset Delay Circuit

This circuit provides a programmable (external capacitor) delay on the  $\overline{\text{RESET}}$  output lead. The Delay lead provides source current to the external delay capacitor only when the Low Voltage Inhibit circuit indicates that output voltage is above  $V_{\text{RT(ON)}}$ . Otherwise, the Delay lead sinks current to ground (used to discharge the Delay capacitor). The discharge current is latched ON when the output voltage is below  $V_{\text{RT(OFF)}}$ , or when the voltage on the Delay capacitor is above  $V_{\text{DIS}}$ . In other words, the Delay capacitor is fully discharged any time the output voltage falls out of regulation, even for a short period of time. This feature ensures a controlled  $\overline{\text{RESET}}$  pulse is generated following detection of an error condition. The circuit allows the  $\overline{\text{RESET}}$  output transistor to go to the OFF (open) state only when the voltage on the Delay lead is higher than  $V_{\text{DIS}}$ .

## Test Circuit



$C_1^*$  is required if the regulator is far from the power source filter.

$C_2^{**}$  is required for stability

## Application Notes

### Stability Considerations

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR, can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor  $C_{\text{OUT}}$  shown in the test and applications circuit should work for most applications, however it is not necessarily the optimized solution.

To determine an acceptable value for  $C_{\text{OUT}}$  for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

**Step 1:** Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by

the longer leads is negligible.

**Step 2:** With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

**Step 3:** Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

**Step 4:** Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

**Step 5:** If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

**Step 6:** Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

**Step 7:** Remove the unit from the environmental chamber and heat the IC with a heat gun. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of  $\pm 20\%$  so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

### Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 1) is:

$$P_{D(\max)} = \{V_{IN(\max)} - V_{OUT(\min)}\}I_{OUT(\max)} + V_{IN(\max)}I_Q \quad (1)$$

where:

$V_{IN(\max)}$  is the maximum input voltage,

$V_{OUT(\min)}$  is the minimum output voltage,

$I_{OUT(\max)}$  is the maximum output current, for the application, and

$I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(\max)}$ .

Once the value of  $P_{D(\max)}$  is known, the maximum permis-

sible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta JA} = \frac{150^\circ\text{C} - T_A}{P_D} \quad (2)$$

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 1: Single output regulator with key performance parameters labeled.

### Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\theta JA}$ .

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (3)$$

where

$R_{\theta JC}$  = the junction-to-case thermal resistance,

$R_{\theta CS}$  = the case-to-heatsink thermal resistance, and

$R_{\theta SA}$  = the heatsink-to-ambient thermal resistance.

$R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.


Package Specification

PACKAGE DIMENSIONS IN mm(INCHES)


PACKAGE THERMAL DATA

Thermal Data		TO-220	
R <sub>θJC</sub>	typ	4.1	°C/W
R <sub>θJA</sub>	typ	50	°C/W


5 Lead TO-220 (T) Straight



5 Lead TO-220 (THA) Horizontal



5 Lead TO-220 (TVA) Vertical



Ordering Information

Part Number	Description
CS403GT5	TO-220 Straight
CS403GTVA5	TO-220 Vertical
CS403GTHA5	TO-220 Horizontal

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.