Dual Output CPU Buck Controller

Description


The CS5132 is a dual output CPU power supply controller. It contains a synchronous dual NFET buck controller utilizing the V^{2TM} control method to achieve the fastest possible transient response and best overall regulation. The CS5132 also contains a second nonsynchronous NFET buck controller. These synchronous and non-synchronous buck regulators are designed to power the core and I/O logic of the latest high performance CPUs. The CS5132 incorporates many additional features required to ensure the proper operation and protection of the CPU and power system. The

CS5132 dual output provides the industry's most highly integrated solution, minimizing external component count, total solution size, and cost.

The CS5132 is specifically designed to power Intel's Pentium[®] II processor and includes the following features: 5 bit DAC and fixed 1.23V reference, Power-Good output, hiccup mode overcurrent protection, adaptive voltage positioning, and overvoltage protection.

The CS5132 will operate over an 8.4V to 14V range and is available in 24 lead surface mount package.

the III 24 ledd 30



5V/12V to 2V/16A for Pentium $^{\circledast}$ II $V_{CC(CORE)}$, 5V/12V to 3.3V/8A for $V_{I/O}$

V² is a trademark of Switch Power, Inc. Pentium is a registered trademark of Intel Corporation.

Features


- Synchronous Switching Regulator Controller (V_{CORE})
- Dual N-Channel MOSFET Synchronous Buck Design
- **U**V^{2™} Control Topology
- 200ns Transient Loop Response
- 5 bit DAC with 1% Tolerance
- Hiccup Mode Overcurrent
 Protection
- 65ns adaptive FET Non-Overlap Time
- Non-Synchronous Switching Regulator Controller (V_{I/O})
- Single N-Channel MOSFET buck design
- Adjustable Output with 2% Tolerance
- System Power Management

Pentium® II System V_{CORE} and V_{I/O} Controlled by a Single IC

Power-Good Output Monitors V_{CORE} Switching Regulator Output

OVP Signal Monitors V_{CORE} Switching Regulator Output

Package Options 24L SO Wide





Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com


Absolute Maximum Ratings					
Pin Symbol	Pin Name	V_{MAX}	V_{MIN}	I _{SOURCE}	I_{SINK}
V_{CC1}	IC Logic and Low Side Driver Power Input	16V	-0.3V	N/A	1.5A Peak 200mA DC
V_{CC2}	IC High Side Drivers Power Input	16V	-0.3V	N/A	3A Peak 400mA DC
COMP1, COMP2	Compensation Pins for the V_{CORE} and $V_{\text{I/O}}$ error amplifiers.	6V	-0.3V	1mA	5mA
V _{FB1} , V _{OUT1} , V _{ID0-4} , V _{OUT2} , V _{FB2} , V _{FFB1} , V _{FFB2}	$\begin{split} &V_{CORE} \ Voltage \ Feedback \ Input \ Pin, \\ &V_{CORE} \ Output \ Voltage \ Sense \ Pin, \\ &Voltage \ ID \ DAC \ Input \ Pins, \\ &V_{I/O} \ Output \ Voltage \\ &Sense \ Pin, \\ &V_{I/O} \ Voltage \ Feedback \ Input \ Pin, \\ &V_{CORE} \ PWM \ comparator \ Fast \ Feedback \ Pin, \\ &V_{I/O} \ PWM \ comparator \ Fast \ Feedback \ Pin. \end{split}$	6V	-0.3V	1mA	1mA
C _{OFF1} , C _{OFF2}	Off-Time Pins for the $V_{\mbox{\footnotesize CORE}}$ and $V_{\mbox{\footnotesize I/O}}$ regulators	6V	-0.3V	1mA	50mA
GATE(H), GATE	High-Side FET Drivers for the V_{CORE} and $V_{\text{I/O}}$ regulators.	16V	-0.3V	1.5A Peak 200mA DC	1.5A Peak 200mA DC
GATE(L)	Low-Side FET Driver	16V	-0.3V	1.5A Peak 200mA DC	1.5A Peak 200mA DC
PWRGD	Power-Good Output	6V	-0.3V	1mA	30mA
OVP	Overvoltage Protection	15V	-0.3V	30mA	1mA
PGnd	Power Ground	0V	0V	3A Peak 400mA DC	N/A
LGnd	Logic Ground	0V	0V	40mA	N/A
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					

	P	ackage Pin Description
PACKAGE PIN #	PIN SYMBOL	FUNCTION
23,24,1,2,3	$V_{\rm IDO}$ – $V_{\rm ID4}$	Voltage ID DAC inputs. These pins are internally pulled up to 5.65V if left open. $V_{\rm ID4}$ selects the DAC range. When $V_{\rm ID4}$ is high (logic one), the Error Amp reference range is 2.125V to 3.525V with 100mV increments. When $V_{\rm ID4}$ is low (logic zero), the Error amp reference voltage is 1.325V to 2.075V with 50mV increments.
20	V _{CC1}	Input power supply pin for the internal circuitry, and low side gate driver. Decouple with filter capacitor to PGnd.
17	GATE(H)	High side switch FET driver pin for V _{CORE} section.
18	PGnd	Power ground for V_{CORE} and $V_{I/O}$ section.
19	GATE(L)	Low side synchronous FET driver pin.
16	V_{CC2}	Input power supply pin for on-board high side gate drivers. Decouple with filter capacitor to PGnd.
15	GATE	High side switch FET driver pin for $V_{\rm I/O}$ section.
21	OVP	Overvoltage protection pin. Goes high when overvoltage condition is detected on V_{FB1} .
22	PWRGD	Power-Good Output. Open collector output drives low when V_{FB1} is out of regulation.

Package Pin Description: continued

PACKAGE PIN #	PIN SYMBOL	FUNCTION
14	C_{OFF2}	Off-Time Capacitor Pin. A capacitor from this pin to LGnd sets the off time for the non-synchronous regulator ($V_{\rm I/O}$).
13	COMP2	$V_{\rm I/O}$ section error amp output. PWM comparator inverting input. A capacitor to LGnd provides error amp compensation.
12	V_{OUT2}	$V_{\mathrm{I/O}}$ section current limit comparator inverting input.
11	V_{FB2}	$V_{\mathrm{I/O}}$ section error amp inverting feedback input.
10	V_{FFB2}	$V_{\rm I/O}$ PWM comparator fast feedback non-inverting input. $V_{\rm I/O}$ section current limit comparator non-inverting input.
9	LGnd	Logic ground.
7	V_{FB1}	$\ensuremath{V_{CORE}}$ section error amp inverting input, PWRGD and OVP comparator input.
6	V_{OUT1}	V _{CORE} section current limit comparator inverting input.
5	COMP1	$\rm V_{\rm CORE}$ section error amp output. $\rm V_{\rm CORE}$ section PWM comparator inverting input. A capacitor to LGnd provides error amp compensation.
4	C _{OFF1}	Off-Time Capacitor Pin. A capacitor from this pin to LGnd sets the off time for the synchronous regulator (V_{CORE}).
8	V_{FFB1}	V_{CORE} section PWM comparator fast feedback non-inverting input. V_{CORE} section current limit comparator non-inverting input.

Block Diagram



 $Electrical\ Characteristics:\ 0^{\circ}C < T_{A} < 70^{\circ}C;\ 0^{\circ}C < T_{J} < 125^{\circ}C;\ V_{OUT2} \leq 3.5V,\ 9V \leq V_{CC1} \leq 14V,\ 9V \leq V_{CC2} \leq 14V;\ 2.0V\ DAC\ Code\\ (V_{ID4} = V_{ID3} = V_{ID2} = V_{ID1} = 0,\ V_{ID0} = 1),\ C_{GATE(H)} = C_{GATE(L)} = C_{GATE} = 3.3nF,\ C_{OFF} = 390pF;\ Unless otherwise\ stated.$

 ر	P.	ARAM	IETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ V _{CORE} Switching Regulator Erro				egulator E	Error Amplifier				
V _{FB1} Bias Current			$V_{FB1} = 0V$	-1.0	0.1	1.0	μΑ		
COM	IP1 Sc	urce (Current	t	COMP1 = 1.2V to 3.6V; $V_{FB1} = 1.9 \text{ V}$	15	30	60	μA
COMP1 Sink Current			COMP1=1.2V; V _{FB1} =2.1V;	30	60	120	μΑ		
Open Loop Gain			$C_{COMP1} = 0.1 \mu F$		80		dB		
Unity Gain Bandwidth			$C_{COMP1} = 0.1 \mu F$		20		kHz		
PSRR @ 1kHz			$C_{COMP1} = 0.1 \mu F$		70		dB		
■ V	oltage	Ident	tificatio	on DAC					
Accu	ıracy (all coo	des)		Measure $V_{FB1} = COMP1$,	-	-		
	•				$25^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}, \text{ V}_{\text{CC1}} = \text{V}_{\text{CC2}} = 12\text{V}$	-1.0		1.0	%
$V_{\rm ID4}$	V_{ID3}	V_{ID2}	V_{ID1}	$V_{\rm ID0}$,				
1	0	0	0	0		3.489	3.525	3.560	V
1	0	0	0	1		3.390	3.425	3.459	V
1	0	0	1	0		3.291	3.325	3.358	V
1	0	0	1	1		3.192	3.225	3.257	V
1	0	1	0	0		3.093	3.125	3.156	V
1	0	1	0	1		2.994	3.025	3.055	V
1	0	1	1	0		2.895	2.925	2.954	V
1	0	1	1	1		2.796	2.825	2.853	V
1	1	0	0	0		2.697	2.725	2.752	V
1	1	0	0	1		2.598	2.625	2.651	V
1	1	0	1	0		2.499	2.525	2.550	V
1	1	0	1	1		2.400	2.425	2.449	V
1	1	1	0	0		2.301	2.325	2.348	V
1	1	1	0	1		2.202	2.225	2.247	V
1	1	1	1	0		2.103	2.125	2.146	V
0	0	0	0	0		2.054	2.075	2.096	V
0	0	0	0	1		2.004	2.025	2.045	V
0	0	0	1	0		1.955	1.975	1.995	V
0	0	0	1	1		1.905	1.925	1.944	V
0	0	1	0	0		1.856	1.875	1.894	V
0	0	1	0	1		1.806	1.825	1.843	V
0	0	1	1	0		1.757	1.775	1.793	V
0	0	1	1	1		1.707	1.725	1.742	V
0	1	0	0	0		1.658	1.675	1.692	V
0	1	0	0	1		1.608	1.625	1.641	V
0	1	0	1	0		1.559	1.575	1.591	V
0	1	0	1	1		1.509	1.525	1.540	V
0	1	1	0	0		1.460	1.475	1.490	V
0	1	1	0	1		1.410	1.425	1.439	V
0	1	1	1	0		1.361	1.375	1.389	V
0	1	1	1	1		1.311	1.325	1.338	V
1	1	1	1	1		1.225	1.250	1.275	V
Line	Regul	ation			$9V \le V_{CC1} \le 14V$		0.01		%/V
	_	shold			V_{ID4} , V_{ID3} , V_{ID2} , V_{ID1} , V_{ID0}	1.00	1.25	2.40	V
1									

$Electrical\ Characteristics:\ 0^{\circ}C < T_{A} < 70^{\circ}C;\ 0^{\circ}C < T_{J} < 125^{\circ}C;\ V_{OUT2} \leq 3.5V,\ 9V \leq V_{CC1} \leq 14V,\ 9V \leq V_{CC2} \leq 14V;\ 2.0V\ DAC\ Code \\ (V_{ID4} = V_{ID3} = V_{ID2} = V_{ID1} = 0,\ V_{ID0} = 1),\ C_{GATE(H)} = C_{GATE(L)} = C_{GATE} = 3.3nF,\ C_{OFF} = 390pF;\ Unless otherwise stated.$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Pull-up Resistance	$V_{\mathrm{ID4}}, V_{\mathrm{ID3}}, V_{\mathrm{ID2}}, V_{\mathrm{ID1}}, V_{\mathrm{ID0}}$	25	50	100	$k\Omega$
Pull-up Voltage		5.48	5.65	5.82	V
■ GATE(H) and GATE(L)					
High Voltage at 100mA	$Measure \ V_{CC1/2}GATE(L)/(H)$		1.2	2.1	V
Low Voltage at 100mA	Measure $GATE(L)/(H)$		1.0	1.5	V
Rise Time	$1.6V < GATE(H)/(L) < (V_{CC1/2} - 2.5V)$)	40	80	ns
Fall Time	$(V_{CC1/2} - 2.5V) > GATE(L)/(H) > 1.6V$	1	40	80	ns
GATE(H) to GATE(L) Delay	GATE(H)<2V, GATE(L)>2V	30	65	100	ns
GATE(L) to GATE(H) Delay	GATE(L)<2V, GATE(H)>2V	30	65	100	ns
GATE pull-down	Resistance to PGnd (Note 1)	20	50	115	kΩ
■ V _{CORE} Overcurrent Protection					
OVC Comparator Offset Voltage	$0V < V_{OUT1} \le 3.5V$	77	86	101	mV
Discharge Threshold Voltage		0.2	0.25	0.3	V
V _{OUT1} Bias Current	$0.2V \le V_{OUT1} \le 3.5V$	-7.0	0.1	7.0	μΑ
OVC Latch Discharge Current	$V_{COMP} = 1V$	100	800	2500	μA
_					
■ PWM Comparator 1					
PWM Comparator Offset Voltage	$0V \leq V_{FFB1} \leq 3.5V$	0.95	1.06	1.18	V
Transient Response	$V_{FFB1} = 0 \text{ to } 3.5V$		200	300	ns
V _{FFB1} Bias Current	$0.2V \le V_{FFB1} \le 3.5V$	-7.0	0.1	7.0	μΑ
■ C _{OFF1}					
Off-Time		1.0	1.6	2.3	μs
Charge Current	$V_{COFF1} = 1.5V$	1.0	550		μA
Discharge Current	$V_{COFF1} = 1.5V$		25		mA
■ Power-Good Output					
PWRGD Sink Current	$V_{FB1} = 1.7V, V_{PWRGD} = 5V$	0.5	4	15	mA
PWRGD Upper Threshold	% of nominal DAC code	5	8.5	12	%
PWRGD Lower Threshold	% of nominal DAC code	-12	-8.5	-5	%
PWRGD Output Low Voltage	$V_{FB1} = 1.7V$, $I_{PWRGD} = 500\mu A$		0.2	0.3	V
a mark to the second of	The survey will be survey to the survey of t		V.—	0.0	
■ Overvoltage Protection (OVP)	Output				
OVP Source Current	OVP = 1V	1	10	25	mA
OVP Threshold	% of nominal DAC code	5	8.5	12	%
OVP Pull-up Voltage	$I_{OVP} = 1$ mA, $V_{CC1} - V_{OVP}$		1.1	1.5	V
■ V. Switchina Doculator Error	r Amplifiar				
■ V _{I/O} Switching Regulator Erro V _{FB2} Bias Current	$\frac{\mathbf{r} \cdot \mathbf{Amplifier}}{\mathbf{V}_{\mathrm{FB2}} = 0 \mathrm{V}}$	-1.0	0.1	1.0	μΑ
COMP2 Source Current		15	30	60	
COMP2 Source Current COMP2 Sink Current	COMP2 = 1.2V to 3.6V; $V_{FB2} = 1V$	30	60		μΑ
	COMP2=1.2V; V _{FB2} =1.4V;	30		120	μA
Open Loop Gain	$C_{\text{COMP2}} = 0.1 \mu F$		80		dB

 $Electrical\ Characteristics:\ 0^{\circ}C < T_{A} < 70^{\circ}C;\ 0^{\circ}C < T_{J} < 125^{\circ}C;\ V_{OUT2}\ 3.5V,\ 9V\ \ V_{CC1}\ 14V,\ 9V\ V_{CC2}\ 14V;\ 2.0V\ DAC\ Code\ (V_{ID4} = V_{ID3} = V_{ID2} = V_{ID1} = 0,\ V_{ID0} = 1),\ C_{GATE(H)} = C_{GATE(L)} = C_{GATE} = 3.3nF,\ C_{OFF} = 390pF;\ Unless otherwise\ stated.$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ V _{I/O} Switching Regulator Erro	r Amplifier continued				
Unity Gain Bandwidth	$C_{\text{COMP2}} = 0.1 \mu \text{F}$		20		KHz
PSRR @ 1kHZ	$C_{\text{COMP2}} = 0.1 \mu \text{F}$		70		dB
Reference Voltage	V _{FB2} =COMP2	1.205	1.230	1.255	V
■ GATE					
High Voltage at 100mA	Measure V _{CC2} –GATE		1.2	2.1	V
Low Voltage at 100mA	Measure GATE		1.0	1.5	V
Rise Time	$1.6V < GATE < (V_{CC2} - 2.5V)$		40	80	ns
Fall Time	$(V_{CC2} - 2.5V) > GATE > 1.6V$		40	80	ns
GATE pull-down	Resistance to PGnd	20	50	115	kΩ
■ V _{I/O} Overcurrent Protection					
OVC2 Comparator Offset Voltage	$0V < V_{OUT2} \le 3.5V$	77	86	101	mV
Discharge Threshold Voltage		0.2	0.25	0.3	V
V _{OUT2} Bias Current	$0.2V \le V_{OUT2} \le 3.5V$	-7.0	0.1	7.0	μΑ
OVC2 Latch Discharge Current		100	800	2500	μΑ
■ PWM Comparator 2					
PWM Comparator Offset Voltage	$0V \le V_{FFB2} \le 3.5V$	0.99	1.10	1.22	V
Transient Response	$V_{FFB2} = 0$ to 3.5V		200	300	ns
V _{FFB2} Bias Current	$0.2V \le V_{FFB2} \le 3.5V$	-7.0	0.1	7.0	μΑ
■ C _{OFF2}					
Off-Time		1.0	1.6	2.3	μs
Charge Current	$V_{COFF2} = 1.5V$		550		μΑ
Discharge Current	$V_{COFF2} = 1.5V$		25		mA
■ General Electrical Specificatio	ns				
V _{CC} Monitor Start Threshold	All Outputs On	7.9	8.4	8.9	V
V _{CC} Monitor Stop Threshold	All Outputs Off	7.6	8.1	8.6	V
Hysteresis	Start - Stop	0.15	0.30	0.60	V
V _{CC1} Supply Current	No Load on GATE(L)		13	20	mA
V _{CC2} Supply Current	No Loads on GATE(H) and GATE		6	9	mA

Note 1: Guaranteed by design, not 100% tested in production.

Application Information

Theory Of Operation

V^{2TM} Control Method

The $V^{2^{TM}}$ method of control uses a ramp signal that is generated by the ESR of the output capacitors. This ramp is proportional to the AC current through the main inductor and is offset by the value of the DC output voltage. This control scheme inherently compensates for variation in either line or load conditions, since the ramp signal is generated from the output voltage itself. This control scheme differs from traditional techniques such as voltage mode, which generates an artificial ramp, and current mode, which generates a ramp from inductor current.




Figure 1: V^{2TM} Control Diagram.

The $V^{2\text{TM}}$ control method is illustrated in Figure 1. The output voltage is used to generate both the error signal and the ramp signal. Since the ramp signal is simply the output voltage, it is affected by any change in the output regardless of the origin of that change. The ramp signal also contains the DC portion of the output voltage, which allows the control circuit to drive the main switch to 0% or 100% duty cycle as required.

A change in line voltage changes the current ramp in the inductor, affecting the ramp signal, which causes the $V^{2\text{\tiny TM}}$ control scheme to compensate the duty cycle. Since the change in inductor current modifies the ramp signal, as in current mode control, the $V^{2\text{\tiny TM}}$ control scheme has the same advantages in line transient response.

A change in load current will have an affect on the output voltage, altering the ramp signal. A load step immediately changes the state of the comparator output, which controls the main switch. Load transient response is determined only by the comparator response time and the transition speed of the main switch. The reaction time to an output load step has no relation to the crossover frequency of the error signal loop, as in traditional control methods.

The error signal loop can have a low crossover frequency, since transient response is handled by the ramp signal loop. The main purpose of this 'slow' feedback loop is to provide DC accuracy. Noise immunity is significantly improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered.

Line and load regulation are drastically improved because there are two independent voltage loops. A voltage mode controller relies on a change in the error signal to compensate for a deviation in either line or load voltage. This change in the error signal causes the output voltage to change corresponding to the gain of the error amplifier, which is normally specified as line and load regulation.

A current mode controller maintains fixed error signal under deviation in the line voltage, since the slope of the ramp signal changes, but still relies on a change in the error signal for a deviation in load. The $V^{2\text{TM}}$ method of control maintains a fixed error signal for both line and load variation, since the ramp signal is affected by both line and load.

Constant Off-Time

To minimize transient response, the CS5132 uses a Constant Off-Time method to control the rate of output pulses. During normal operation, the Off-Time of the high side switch is terminated after a fixed period, set by the $C_{\rm OFF}$ capacitor. Every time the $V_{\rm FFB}$ pin exceeds the COMP pin voltage an Off-Time is initiated. To maintain regulation, the $V^{\rm 2TM}$ Control Loop varies switch On-Time. The PWM comparator monitors the output voltage ramp, and terminates the switch On-Time.

Constant Off-Time provides a number of advantages. Switch duty Cycle can be adjusted from 0 to 100% on a pulse-by pulse basis when responding to transient conditions. Both 0% and 100% Duty Cycle operation can be maintained for extended periods of time in response to Load or Line transients.

Programmable Output

The CS5132 is designed to provide two methods for programming the output voltage of the power supply. A five bit on board digital to analog converter (DAC) is used to program the output voltage within two different ranges. The first range is 2.125V to 3.525V in 100mV steps, the second is 1.325V to 2.075V in 50mV steps, depending on the digital input code. If all five bits are left open, the CS5132 enters adjust mode. In adjust mode, the designer can choose any output voltage by using resistor divider feedback to the V_{FB} pin, as in traditional controllers. The CS5132 is specifically designed to meet or exceed Intel's Pentium $^{\rm I\! I}$ If specifications.

Error Amplifier

An inherent benefit of the V^{2TM} control topology is that there is no large bandwidth requirement on the error amplifier design. The reaction time to an output load step has no relation to the crossover frequency, since transient response is handled by the ramp signal loop. The main purpose of this" slow" feedback loop is to provide DC accuracy. Noise immunity is significantly improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered. The COMP pin is the output of the error amplifier and a capacitor to LGnd compensates the error amplifier loop. Additionally, through the built-in offset on the PWM Comparator noninverting input, the COMP pin provides the hiccup timing for the Over-Current Protection, the soft start function that

minimizes inrush currents during regulator power-up, and switcher output enable.

Start-up

The CS5132 provides a controlled start-up of regulator output voltage and features Programmable Soft Start implemented through the Error Amp and external Compensation Capacitor. This feature, combined with overcurrent protection, prevents stress to the regulator power components and overshoot of the output voltage during start-up.

As Power is applied to the regulator, the CS5132 Undervoltage Lockout circuit (UVL) monitors the ICs supply voltage (V_{CC}) which is typically connected to the +12V output of the AC-DC power supply. The UVL circuit prevents the NFET gates from being activated until V_{CC} exceeds the 8.4V (typ) threshold. Hysteresis of 300mV (typ) is provided for noise immunity. The Error Amp Capacitor connected to the COMP pin is charged by a 30 μ A current source. This capacitor must be charged to 1.06V (typ) so that it exceeds the PWM comparator's offset before the V² PWM control loop will permit switching to occur.

When V_{CC} has exceeded 8.4V and COMP has charged to 1.06V, the upper Gate driver (GATE(H)) is activated, turning on the upper FET. This causes current to flow through the output inductor and into the output capacitors and load according to the following equation:

$$I = (V_{IN} - V_{OUT}) \times \frac{T}{L}$$

GATE(H) and the upper NFET remain on and inductor current ramps up until the initial pulse is terminated by either the PWM control loop or the overcurrent protection. This initial pulse of in-rush current minimizes start-up time, but does not overstress the regulator's power components.

The PWM comparator will terminate the initial pulse if the regulator output exceeds the voltage on the COMP pin minus the 1.06V PWM comparator offset prior to the drop across the current sense resistor exceeding the current limit threshold. In this case, the PWM control loop has achieved regulation and the initial pulse is then followed by a constant off time as programmed by the C_{OFF} capacitor. The COMP capacitor will continue to slowly charge and regulator output voltage will follow it, less the 1.06V PWM offset, until it achieves the voltage programmed by the DAC's VID input. The Error Amp will then source or sink current to the COMP cap as required to maintain the correct regulator DC output voltage. Since the rate of increase of the COMP pin voltage is typically set much slower than the regulator's slew capability, inrush current, output voltage, and duty cycle all gradually increase from zero. (See Figures 2, 3, and 4.)

If the voltage across the Current Sense resistor generates a voltage difference between the V_{FFB} and V_{OUT} pins that exceeds the OVC Comparator Offset Voltage (86mV typical), the Fault latch is set. This causes the COMP pin to be quickly discharged, turning off GATE(H) and the upper NFET since the voltage on the COMP pin is now less than the 1.06V PWM comparator offset. The Fault latch is reset when the voltage on the COMP decreases below the Discharge threshold voltage (0.25V typical). The COMP capacitor will again begin to charge, and when it exceeds

the 1.06V PWM comparator offset, the regulator output will softstart normally (see Figure 5).

Because the start-up circuitry depends on the current sense function, a current sense resistor should always be used.




Figure 2: Normal Start-up (2ms/div).

Channel 1 - Regulator Output Voltage (1V/div)

Channel 2 - COMP Pin (1V/div)

Channel 3 - V_{CC} (10V/div)

Channel 4 - Regulator Input Voltage (5V/div)




Figure 3: Normal Start-up showing initial pulse followed by Soft Start $(20\mu s/div)$.

Channel 1 - Regulator Output Voltage (0.2V/div)

Channel 2 - Inductor Switching Node (5V/div)

Channel 3 - V_{CC} (10V/div)

Channel 4 - Regulator Input Voltage (5V/div)




Figure 4: Pulse-by-Pulse Regulation during Soft Start (2μs/div).

Channel 1 - Regulator Output Voltage (0.2V/div)

Channel 2 - Inductor Switching Node (5V/div)

Channel 3 - V_{CC} (10V/div)

Channel 4 - Regulator Input Voltage (5V/div)




Figure 5: Start-up with COMP pre-charged to 2V (2ms/div).

Channel 1 - Regulator Output Voltage (1V/div)

Channel 2 - COMP Pin (1V/div)

Channel 3 - V_{CC} (10V/div)

Channel 4 - Regulator Input Voltage (5V/div)

When driving large capacitive loads, the COMP must charge slowly enough to avoid tripping the CS5132 overcurrent protection. The following equation can be used to ensure unconditional start-up.

$$\frac{I_{CHG}}{C_{COMP}} < \frac{I_{LIM} - I_{LOAD}}{C_{OUT}}$$

where

 $I_{CHG} = COMP$ Source Current (30 μ A typical);

 $C_{COMP} = COMP$ Capacitor value (0.1 μ F typical);

I_{LIM} = Current Limit Threshold;

I_{LOAD} = Load Current during start-up;

 C_{OUT} = Total Output Capacitance.

Normal Operation

During Normal operation, Switch Off-Time is constant and set by the C_{OFF} capacitor. Switch On-Time is adjusted by the $\check{V}^{2\text{TM}}$ Control loop to maintain regulation. This results in changes in regulator switching frequency, duty cycle, and output ripple in response to changes in load and line. Output voltage ripple will be determined by inductor ripple current and the ESR of the output capacitors

Transient Response

The CS5132 V^{2™} Control Loop's 200ns reaction time provides unprecedented transient response to changes in input voltage or output current. Pulse-by-pulse adjustment of duty cycle is provided to quickly ramp the inductor current to the required level. Since the inductor current cannot be changed instantaneously, regulation is maintained by the output capacitor(s) during the time required to slew the inductor current.

Overall load transient response is further improved through a feature called "Adaptive Voltage Positioning". This technique pre-positions the output voltage to reduce total output voltage excursions during changes in load.

Holding tolerance to 1% allows the error amplifiers reference voltage to be targeted +25mV high without compromising DC accuracy. A "Droop Resistor", implemented through a PC board trace, connects the Error Amps feedback pin (V_{FB}) to the output capacitors and load and carries the output current. With no load, there is no DC drop across this resistor, producing an output voltage tracking the Error amps, including the +25mV offset. When the full load current is delivered, a 50mV drop is developed across this resistor. This results in output voltage being offset -25mV low.

The result of Adaptive Voltage Positioning is that additional margin is provided for a load transient before reaching the output voltage specification limits. When load current suddenly increases from its minimum level, the output is pre-positioned +25mV. Conversely, when load current suddenly decreases from its maximum level, the output is prepositioned -25mV. For best Transient Response, a combination of a number of high frequency and bulk output capacitors are usually used.

Slope Compensation

The V^{2TM} control method uses a ramp signal, generated by the ESR of the output capacitors, that is proportional to the ripple current through the inductor. To maintain regulation, the V^{2™} control loop monitors this ramp signal, through the PWM comparator, and terminates the switch on-time.

The stringent load transient requirements of modern microprocessors require the output capacitors to have very low ESR. The resulting shallow slope presented to the PWM comparator, due to the very low ESR, can lead to pulse width jitter and variation caused by both random or synchronous noise.

Application

Adding slope compensation to the control loop, avoids erratic operation of the PWM circuit, particularly at lower duty cycles and higher frequencies, where there is not enough ramp signal, and provides a more stable switchpoint.

The scheme that prevents that switching noise prematurely triggers the PWM circuit consists of adding a positive voltage slope to the output of the Error Amplifier (COMP pin) during an off-time cycle.

The circuit that implements this function for the synchronous regulator section (V_{CC(CORE)}) is shown in Figure 6.




Figure 6: Small RC filter provides the proper voltage ramp at the beginning of each on-time cycle.

The ramp waveform is generated through a small RC filter that provides the proper voltage ramp at the beginning of each on-time cycle. The resistors R_1 and R_2 in the circuit of Figure 6 form a voltage divider from the GATE(L) output, superimposing a small artificial ramp on the output of the error amplifier.

A similar approach can be used also for the non-synchronous regulator section $(V_{L/O})$ as shown in Figure 7. In this case, the slope compensation signal is generated directly from the GATE output, through the ac coupling capacitor C_1 , at the beginning of each on-cycle.

It is important that in both circuits, the series combination R_1/R_2 is high enough in resistance not to load down and negatively affect the slew rate on the GATE(L) and GATE pins.




Figure 7: Slope compensation for the non-synchronous regulator section

Protection and Monitoring Features

Over-Current Protection

A loss-less hiccup mode current limit protection feature is provided, requiring only the COMP capacitor to implement. The CS5132 provides overcurrent protection by sensing the current through a "Droop" resistor, using an internal current sense comparator. The comparator compares the voltage drop across the "Droop" resistor to an internal reference voltage of 86mV (typical).

If the voltage drop across the "Droop" resistor exceeds this threshold, the current sense comparator allows the fault latch to be set. This causes the regulator to stop switching. During this over current condition, the CS5132 stays off for the time it takes the COMP pin capacitor to discharge to its lower 0.25V threshold. As soon as the COMP pin reaches 0.25V, the Fault latch is reset (no overcurrent condition present) and the COMP pin is charged with a $30\mu A$ current source to a voltage 1.06V greater than the V_{FFB} voltage. Only at this point the regulator attempts to restart normally. The CS5132 will operate initially with a duty cycle whose value depends on how low the V_{FFB} voltage was during the overcurrent condition (whether hiccup mode was due to excessive current or hard short). This protection scheme minimizes thermal stress to the regulator components, input power supply, and PC board traces, as the over current condition persists. Upon removal of the overload, the fault latch is cleared, allowing normal operation to

Overvoltage Protection

Overvoltage protection (OVP) is provided as result of the normal operation of the V^{2™} control topology and requires no additional external components. The control loop responds to an overvoltage condition within 200ns, causing the top MOSFET to shut off, disconnecting the regulator from its input voltage. This results in a "crowbar" action to clamp the output voltage and prevents damage to the load. The regulator will remain in this state until the overvoltage condition ceases or the input voltage is pulled low. Additionally, a dedicated Overvoltage protection (OVP) output pin (pin 21) is provided in the CS5132. The OVP signal will go high (overvoltage condition), if the output voltage ($V_{\text{CC(CORE)}}$) exceeds the regulation voltage by 8.5% of the voltage set by the particular DAC code. The OVP pin can source up to 25mA of current that can be used to drive an SCR to crowbar the power supply.

Power-Good Circuit

The Power-Good pin (pin 22) is an open-collector signal consistent with TTL DC specifications. It is externally pulled up, and is pulled low (below 0.3V) when the regulator output voltage typically exceeds $\pm 8.5\%$ of the nominal output voltage. Maximum output voltage deviation before Power-Good is pulled low is $\pm 12\%$.

Output Enable

On/off control of the regulator outputs can be implemented by pulling the COMP pins low. It is required to pull the COMP pins below the 1.06V PWM comparator offset voltage in order to disable switching on the GATE drivers.

CS5132-based Dual Output Buck Regulator Design Example

Step 1: Define Specification

Input Voltage from "silver box" power supply

- 5V ±5% for conversion to output voltage
- 12V $\pm 5\%$ for NFET Gate Voltage and circuit bias

Output Voltages

- 2.0V @ 16A for V_{CC(CORE)}
- 3.3V@ 8A for V_{I/O}
- 5% Overall Voltage accuracy (load, line, temperature, ripple)
- 2% DC & 5% AC Voltage Accuracy
- < 2% Output Ripple Voltage
- 15A Load Step @ 20A / μs V_{CC(CORE)}
- \bullet 7A Load Step @ 5A/ μ s $V_{I/O}$

Thermal Management

- 0 to 50° C ambient temperature range
- Component junction temperatures within manufacturer's specified ratings at full load & T_{A(MAX)}

Components

- Low cost is top priority.
- Surface mount when possible
- Small footprint important
- Component Ratings determined at 80% of Maximum Load

Step 2: Determine Output Capacitors

These components must be selected and placed carefully to yield optimal results. Capacitors should be chosen to provide acceptable ripple on the regulator output voltage. Key specifications for input capacitors are their ripple rating, while ESR is important for output capacitors. For best transient response, a combination of low value/high frequency and bulk capacitors placed close to the load will be required.

Step 2a: For the 2V Output (V_{CC(CORE)})

The load transients have slew rates of up to 20A / μ s, while the voltage drop during a transient must be kept to less than 100mV. The output capacitors must hold the output voltage within these limits since the inductor current can not change with the required slew rate. The output capacitors must therefore have a very low ESL and ESR.

The voltage transient during the load step is

$$\Delta V_{OUT} = \Delta I_{OUT} \times \left(\frac{ESL}{\Delta t} + ESR + \frac{t_{TR}}{C_{OUT}} \right),$$

where t_{TR} = output voltage transient response time.

The total change in output voltage is divided as follows:

ESR - 80mV

ESL - 10mV

Output Capacitor Discharge During Transient - 10mV Maximum allowable ESR is:

$$ESR = \frac{0.08V}{15A} = 5.3m\Omega.$$

The ESR for a $1200\mu\text{F}/10\text{V}$ Sanyo capacitor type GX is $44\text{m}\Omega$ per capacitor.

Number of Capacitors =
$$\frac{44}{5.3} \approx 8$$
.

Total ESR =
$$\frac{44}{8}$$
 = 5.5m Ω .

Output voltage deviation due to ESR:

$$\Delta V = 15A \times 5.5 \text{m}\Omega = 82 \text{mV}.$$

The ESL is calculated from

$$\frac{\Delta I}{\Delta t} = \frac{20A}{\mu s}$$

$$ESL = \frac{\Delta V \times \Delta t}{\Delta I} = \frac{0.01V \times 1 \times 10^{-6}}{20} = 0.5 \text{nH}.$$

It is estimated that a 10×12 mm Aluminum Electrolytic capacitor has approximately 4nH of package inductance. In this case we have eight (8) capacitors in parallel for a total capacitor ESL:

$$ESL = \frac{4nH}{8} = 0.5nH.$$

Output voltage deviation due to ESL:

$$\Delta V = \frac{ESL \times \Delta I}{\Delta t} = \frac{0.5 nH \times 20 A}{1 \mu s} = 10 mV.$$

The change in capacitor voltage during the transient is:

$$\Delta V_C = \frac{\Delta I \times t_{TR}}{C_{OUT}}$$

where t_{TR} is the output voltage transient response time. We choose $t_{TR} = 6\mu s$:

$$\Delta V_C = \frac{15A \times 6\mu s}{8 \times 1200 \mu F} = 9 \text{mV}.$$

Total change in output voltage as a result of an increase in load current of a 15A step with a $20A/\mu s$ slew rate is:

$$\Delta V_{OUT} = (82mV + 10mV + 9mV) = 101mV.$$

Step 2b: For the 3.3V Output $(V_{I/O})$

The $V_{I/O}$ load transients have slew rates of $5A/\mu s$, while the voltage drop during a transient must be kept to less

than ± 165 mV. Repeating step 2a, we select four (4) 1200μ F/10V Sanyo GX output capacitors.

Step 3: Duty Cycle, Switching Frequency, Ton & Toff

Duty Cycle $\approx V_{OUT} / V_{IN}$.

D = 2.0V / 5V = 40% for 2V output.

D = 3.3V / 5V = 66% for 3.3V output.

Select 200kHz Switching Frequency (F_{SW}).

Step 3a: Calculate On-Time for 2V Output

$$T_{ON} = \frac{D}{F_{SW}} = \frac{0.40}{200kHz} = 2\mu s$$

Calculate Off-Time:

$$T_{OFF} = \frac{1}{F_{SW}} - T_{ON} = 5\mu s - 2\mu s = 3\mu s.$$

Select the C_{OFF1} capacitor in order to set the Off-Time:

$$C_{OFF1} = \frac{Period \times (1-D)}{3980} = \frac{5\mu s \times 0.6}{3980} = 750 pF.$$

A standard C_{OFF1} capacitance value of 680pF can be used. The 3980 factor is a characteristic of the CS5132.

Step 3b: Calculate On-Time for 3.3V Output

$$T_{ON} = \frac{D}{F_{SW}} = \frac{0.66}{200 \text{kHz}} = 3.3 \mu \text{s}$$

Calculate Off-Time:

$$T_{OFF} = \frac{1}{F_{SW}} - T_{ON} = 5 \mu s - 3.3 \mu s = 1.7 \mu s.$$

Select C_{OFF2} to be 390pF.

Step 4: Output Inductor

The inductor should be selected based on its inductance, current capability, and DC resistance. Increasing the inductor value will decrease output voltage ripple, but degrade transient response. There are many factors to consider in selecting the inductor including: cost, efficiency, EMI and ease of manufacture. The inductor must be able to handle the peak current at the switching frequency without saturating, and the copper resistance in the winding should be kept as low as possible to minimize resistive power loss. There are a variety of materials and types of magnetic cores that could be used for this application. Among them are: ferrites, molypermalloy cores (MPP), amorphous and powdered iron cores. We will use a powdered iron core. Iron powdered cores are very suitable due to their high saturation flux density and have low loss at high frequencies, a distributed gap and exhibit very low EMI.

Calculate Inductor Value:

$$L = \frac{(V_{IN} - V_{OUT}) t_{TR}}{\Delta I} = \frac{(5V - 2V) \times 6\mu s}{15A} = \frac{3V \times 6\mu s}{15A} = 1.2\mu H.$$

Step 4a: Select 2% Ripple on 2V Output

$$\Delta V_{OUT} = 2\% \times 2V = 40 \text{mV}$$

The maximum allowable Inductor Ripple Current for a 2% ripple on the 2V output is:

$$\Delta I_L = \frac{\Delta V_{OUT}}{\text{Total ESR}} = \frac{40\text{mV}}{5.5\text{m}\Omega} = 7.3\text{A},$$

which corresponds to the following maximum Inductor Peak and Valley currents:

$$I_{L(PEAK)} = I_{OUT} + \left(\frac{\Delta I_L}{2}\right) = 16A + \left(\frac{7.3A}{2}\right) = 19.6A,$$

$$I_{L(VALLEY)} = I_{OUT} - \left(\frac{\Delta I_L}{2}\right) = 16A - \left(\frac{7.3A}{2}\right) = 12.4A.$$

The selected $1.2\mu H$ inductor yields the following ripple current:

$$\Delta I_L \!\! = \!\! \frac{(V_{IN} - V_{OUT}) \times D}{F_{SW} \times L} = \frac{(5V - 2V) \times 0.4}{200 kHz \times 1.2 \mu H} = 5A. \label{eq:deltaIL}$$

The maximum inductor peak current becomes:

$$I_{L(PEAK)} = 16A + \frac{5A}{2} = 16A + 2.5A = 18.5A.$$

The inductor valley current becomes:

$$I_{L(VALLEY)} = 16A - \frac{5A}{2} = 16A - 2.5A = 13.5A.$$

The above values are well within the maximum allowable inductor peak and valley currents for a 2% output voltage ripple.

Select Toroid Powdered Iron Core, low cost, low core losses at 200kHz, low EMI.

Select XFMRS Inc, XF0016-VO4 1.2 μ H inductor with R_{DC} = 0.003 Ω typical, 0.008 Ω maximum.

Step 4b: Select 2% Ripple on 3.3V Output

Repeating Step 4a for the 3.3V output, we find $3.5\mu H$ is a suitable value for this output.

Step 5: Input Capacitors

These components must be selected and placed carefully to yield optimal results. Capacitors should be chosen to provide acceptable ripple on the input supply lines. Key specifications for input capacitors are their ripple rating.

Step 5a: V_{CC(CORE)} Buck Regulator Input Capacitors

The input capacitor C_{IN} should also be able to handle the

input RMS current $I_{\text{IN}(\text{RMS})}.\ C_{\text{IN}}$ discharges during the ontime.

The discharge current is given by:

I_{CINDISRMS} =

$$\sqrt{\frac{\left(I_{L(PEAK)}^2 + \left(I_{L(PEAK)} \times I_{L(VALLEY)}\right) + I_{L(VALLEY}^2\right) \times D}{3}} = 10.2A.$$

 $C_{\rm IN}$ charges during the off-time, the average current through the capacitor over one switching cycle is zero:

$$I_{CIN(CH)} = I_{CIN(DIS)} \times \frac{D}{1-D}$$
,

$$I_{CIN(CH)} = 10.2A \times \frac{0.4}{(1-0.4)} = 6.8A.$$

So the total Input RMS current is:

$$I_{CIN(RMS)} = \sqrt{(I_{CIN(DIS)}^2 \times D) + (I_{CIN(CH)}^2 \times (1-D))},$$

$$I_{CIN(RMS)} = \sqrt{(10.2^2 \times 0.4) + (6.8^2 \times 0.6))} = 8.3A$$
.

The number of input capacitors required is given by:

$$N_{CIN} \! = \frac{I_{CIN(RMS)}}{I_{RIPPLE}} \, . \label{eq:NCIN}$$

For Sanyo capacitors type GX:

$$1200\mu F/10V,\,I_{RIPPLE}=1.25A.$$

Hence,

$$N_{CIN} = \frac{8.3}{1.25} = 6.6.$$

The number of input capacitors can be rounded off to 6.

Calculate the Input Capacitor Ripple Voltage:

$$V_{RMS} = I_{RMS} \times Total \ ESR = 8.3A \times 7.3 m\Omega = 60 mV.$$

Calculate the Input Capacitor Power Loss:

$$P_{CIN} = I_{RMS}^2 \times Total ESR = 0.504W.$$

Step 5b: V_{I/O} Buck Regulator Input Capacitors

Repeating for the 3.3V output, we select 3 GX $1200\mu\text{F}/10\text{V}$ capacitors.

Step 6: Power MOSFETs

FET Basics

The use of the MOSFET as a power switch is propelled by two reasons: 1) Its very high input impedance and 2) Its very fast switching times. The electrical characteristics of a MOSFET are considered to be those of a perfect switch. Control and drive circuitry power is therefore reduced. Because the input impedance is so high, it is voltage driven. The input of the MOSFET acts as if it were a small capacitor, which the driving circuit must charge at turn on. The lower the drive impedance, the higher the rate of rise

of V_{CS} , and the faster the turn- on time. Power dissipation in the switching MOSFET consists of 1) conduction losses, 2) leakage losses, 3) turn-on switching losses, 4) turn-off switching losses, and 5) gate-transitions losses. The latter three losses are proportional to frequency. For the conducting power dissipation rms values of current and resistance are used for true power calculations.

The fast switching speed of the MOSFET makes it indispensable for high-frequency power supply applications. Not only are switching power losses minimized, but the maximum usable switching frequency is considerably higher. Switching time is independent of temperature. Also, at higher frequencies, the use of smaller and lighter components (transformer, filter choke, filter capacitor) reduces overall component cost while using less space for more efficient packaging at lower weight.

The MOSFET has purely capacitive input impedance. No DC current is required. It is important to keep in mind the drain current of the FET has a negative temperature coefficient. Increase in temperature causes higher on-resistance and greater leakage current.

For switching circuits, $V_{DS(ON)}$ should be low to minimize power dissipation at a given I_D , and V_{GS} should be high to accomplish this. MOSFET switching times are determined by device capacitances, stray capacitances, and the impedance of the gate drive circuit. Thus the gate driving circuit must have high momentary peak current sourcing and sinking capability for switching the MOSFET. The input capacitance, output capacitance and reverse-transfer capacitance also increase with increased device current rating.

Two considerations complicate the task of estimating switching times. First, since the magnitude of the input capacitance, $C_{\rm ISS}$, varies with $V_{\rm DS}$, the RC time constant determined by the gate-drive impedance and $C_{\rm ISS}$ changes during the switching cycle. Consequently, computation of the rise time of the gate voltage by using a specific gate-drive impedance and input capacitance yields only a rough estimate. The second consideration is the effect of the "Miller" capacitance, $C_{\rm RSS}$, which is referred to as $C_{\rm dg}$ in the following discussion. For example, when a device is on, $V_{\rm DS}$ is fairly small and $V_{\rm GS}$ is about 12V. $C_{\rm dg}$ is charged to $V_{\rm DS(ON)}$ - $V_{\rm GS}$, which is a negative potential if the drain is considered the positive electrode. When the drain is "off", $C_{\rm dg}$ is charged to quite a different potential. In this case the voltage across $C_{\rm dg}$ is a positive value since the potential from gate-to-source is near zero volts and $V_{\rm DS}$ is essentially the drain supply voltage. During turn-on and turn-off,

Application Inf

these large swings in gate-to-drain voltage tax the current sourcing and sinking capabilities of the gate drive. In addition to charging and discharging C_{GS}, the gate drive must also supply the displacement current required by $C_{\rm dg}$ ($I_{\rm GATE} = C_{\rm dg} \, dV_{\rm dg}/dt$). Unless the gate-drive impedance is very low, the $V_{\rm GS}$ waveform commonly plateaus during rapid changes in the drain-to-source voltage.

The most important aspect of FET performance is the Static Drain-To-Source On-Resistance (RDS_{ON}), which effects regulator efficiency and FET thermal management requirements. The On- Resistance determines the amount of current a FET can handle without excessive power dissipation that may cause overheating and potentially catastrophic failure. As the drain current rises, especially above the continuous rating, the On-Resistance also increases. Its positive temperature coefficient is between +0.6%/C and +0.85 %/C. The higher the On-Resistance the larger the conduction loss is.

Both logic level and standard FETs can be used. The reference designs derive gate drive from the 12V supply which is generally available in most computer systems and utilizes logic level FETs. Multiple FETs may be paralleled to reduce losses and improve efficiency and thermal manage-

Voltage applied to the FET gates depends on the application circuit used. Both upper and lower gate driver outputs are specified to drive to within 1.5V of ground when in the low state and to within 2V of their respective bias supplies when in the high state. In practice, the FET gates will be driven rail-to-rail due to overshoot caused by the capacitive load they present to the controller IC.

We select Mitsubishi's FS70VSJ-03 (D² package): 30V withstand voltage; $RDS_{ON} = 8m\Omega$; $\Theta JA = 40^{\circ}C/W$; Total Gate Charge = 50nC.

Step 6a: For the 2V Output Upper (Switching) FET

Calculate the 2V Output's Maximum RMS Current through the Switch:

 $I_{RMS(H)} =$

$$\sqrt{\frac{(I_{L(PEAK)}^2 + (I_{L(PEAK)} \times I_{L(VALLEY)}) + I_{L(VALLEY}^2) \times D}{3}} = 10.2A.$$

Calculate Switch Conduction Losses

$$P_{RMS} = I_{RMS}^2 \times RDS_{ON} = 10.2A^2 \times 8m\Omega = 0.83W.$$

Calculate Switching Losses:

Switch On Losses:

$$P_{SW(ON)} = \frac{(V_{IN} \times I_{OUT} \times T_{RISE})}{6T} ,$$

$$T_{RISE} = 60 ns$$
,

(from Mitsubishi FS70VSJ-03 switching characteristics performance curves):

$$T = \frac{1}{F_{SW}} = 5\mu s,$$

$$P_{SW(ON)} = \frac{5V \times 16A \times 60 \times 10^{-9}}{6 \times 5 \times 10^{-6}} = 0.16W.$$

Switch Off Losses:

$$P_{SW(OFF)} = \frac{V_{IN} \times I_{OUT} \times T_{FALL}}{6T},$$

$$T_{FALL} = 160 ns$$

(from Mitsubishi FS70VSJ-03 switching characteristics performance curves):

$$P_{SW(OFF)} = \frac{5V \times 16A \times 160 \times 10^{-9}}{6 \times 5 \times 10^{-6}} = 0.43W.$$

Upper FET Total Losses = Switching Conduction Losses + Switch On Losses + Switch Off Losses:

$$P_{FETH(TOTAL)} = 0.83W + 0.16W + 0.43W = 1.42W.$$

Calculate Maximum NFET Switch Junction Temperature:

$$T_J = T_A + [(P_{FETH(TOTAL)}) \times \Theta_{JA}],$$

 $T_J = 50C + (1.412W) \times 40^{\circ}C/W = 107^{\circ}C.$

Calculate the Gate Driver Losses:

$$\begin{split} P_{GATE(H)} &= Q \times V_{GATE} \times F_{SW} \\ &= 50 nC \times 12 V \times 200 KHz = 120 mW. \end{split}$$

Step 6b: Similar calculations apply for the 3.3V output.

Step 6c: Synchronous FET (2V Output)

Calculate Switch Conduction Losses:

$$P_{RMS} = I_{RMS}^2 \times RDS_{ON} = [I_{OUT}^2 \times (1-D)] \times RDS_{ON}$$

= [16A² × 0.6] × 8m\Omega = 1.22W.

The synchronous MOSFET has no switching losses, except for losses in the internal body diode, because it turns on into near zero voltage conditions. The MOSFET body diode will conduct during the non-overlap time and the resulting power dissipation (neglecting reverse recovery losses) can be calculated as follows:

$$P_{SW} = V_{SD} \times I_{LOAD} \times \text{non-overlap time}$$

 $\times \text{ switching frequency.}$

From the Mitsubishi FS70VSJ-03 source-drain diode forward characteristics curve, $V_{SD} = 0.8V$:

$$P_{SW} = 0.8V \times 16A \times 65 \text{ns} \times 200 \text{kHz},$$

$$P_{SW} = 0.16W$$
.

Lower (Synchronous) FET Total Losses = Switch Conduction Losses + Body Diode Losses:

$$P_{\text{FETL(TOTAL)}} = 1.27W + 0.16W = 1.43W.$$

Calculate Maximum NFET Switch Junction Temperature:

$$T_J = T_A + [(P_{FETL(TOTAL)}) \times \Theta_{JA}],$$

$$T_J = 50C + (1.43W) \times 40^{\circ} C/W = 107^{\circ} C.$$

Calculate the Gate Driver Losses:

$$\begin{split} P_{GATE(L)} &= Q \times V_{GATE} \times F_{SW} \\ &= 50 \text{nC} \times 12 \text{V} \times 200 \text{KHz} = 120 \text{mW}. \end{split}$$

Step 7: Free Wheeling Schottky Diode (3.3V Output)

The four most application-important characteristics of a Schottky are:

- 1. Forward voltage drop;
- 2. Reverse leakage current;
- 3. Reverse blocking voltage;
- 4. Maximum permissible junction temperature. We calculate the average Schottky current:

$$I_{AVG} = I_{OUT} \times (1-D) = 8A \times 0.34 = 2.72A.$$

We select the Motorola MBRD835L rated at 8A, with 35V DC blocking voltage and 0.51V forward voltage drop. Neglecting reverse losses, the power dissipation is due to the conduction loss only and can be computed as follows:

$$P_{SCHOTTKY} = V_F \times I_{AVG}$$

where

 V_F = maximum instantaneous forward voltage;

 $P_{SCHOTTKY} = 0.51V \times 2.72A = 1.39W.$

Calculate maximum Schottky junction temperature:

$$T_{J} = T_{A} + [(P_{SCHOTTKY}) \times \Theta_{JA}],$$

$$T_J = 50C + (1.39W \times 80^{\circ}C/W) = 161^{\circ}C.$$

Proper heatsinking (copper pad under Schottky) will be required to reduce Schottky T_J below +125°C.

Step 8: IC Power Dissipation

The power dissipation on the IC varies with the MOSFETs used, V_{CC} and the CS5132 operating frequency. This power dissipation is typically dominated by the average gate charge current for the MOSFETs. The average current is approximately:

$$I_D = (Q_{GATE(H)} + Q_{GATE(L)}) \times F_{SW1} + Q_{GATE} \times F_{SW2}$$

where

 I_D = average drive current;

 $Q_{GATE(X)}$ = total gate charge for each MOSFET;

 F_{SW1} , F_{SW2} = switching frequencies for the synchronous and non-synchronous sections respectively.

The power dissipation for the IC when $V_{CC1} = V_{CC2} = V_{CC}$ is:

$$P_D = I_{CC} \times V_{CC} + I_D \times V_{CC}$$

where

 I_{CC} = quiescent supply current of the IC (both from V_{CC1} and V_{CC2}).

For the design example in question,

$$P_D = 19mA \times 12V + 0.12W + 0.12W + 0.12W = 0.59W.$$

The junction temperature of the IC is primarily a function of the PCB layout, since most of the heat is removed through the traces connected to the pins of the IC.

"Droop" Resistor for Adaptive Voltage Positioning and Current Limit

Adaptive voltage positioning is used to help keep the output voltage within specification during load transients. To implement adaptive voltage positioning a "Droop Resistor" must be connected between the output inductor and output capacitors and load. This resistor carries the full load current and should be chosen so that both DC and AC tolerance limits are met. An embedded PC trace resistor has the distinct advantage of near zero cost implementation. However, this droop resistor can vary due to three reasons: 1) the sheet resistivity variation caused by variation in the thickness of the PCB layer; 2) the mismatch of L/W; and 3) temperature variation.

1) Sheet Resistivity

For one ounce copper, the thickness variation is typically 1.26 mil to 1.48 mil. Therefore the error due to sheet resistivity is:

$$\frac{1.48 - 1.26}{1.37} = \pm 8\%.$$

2) Mismatch due to L/W

The variation in L/W is governed by variations due to the PCB manufacturing process. The error due to L/W mismatch is typically 1%.

3) Thermal Considerations

Due to $I^2 \times R$ power losses the surface temperature of the droop resistor will increase causing the resistance to increase. Also, the ambient temperature variation will contribute to the increase of the resistance, according to the formula:

$$R = R_{20} [1 + \alpha_{20}(T-20)],$$

where

$$R_{20}$$
 = resistance at 20°C;

$$\alpha = \frac{0.00393}{^{\circ}\text{C}} \ ;$$

T= operating temperature;

R = desired droop resistor value.

For temperature T = 50°C, the % R change = 12%.

Droop Resistor Tolerance

Tolerance due to sheet resistivity variation	$\pm 8\%$
Tolerance due to L/W error	1%
Tolerance due to temperature variation	12%
Total tolerance for droop resistor	21%

In order to determine the droop resistor value the nominal voltage drop across it at full load has to be calculated. This voltage drop has to be such that the output voltage at full load is above the minimum DC tolerance spec:

$$V_{DROOP(TYP)} = \frac{V_{DAC(MIN)} \text{--} V_{DC(MIN)}}{1 \text{+-} R_{DROOP(TOLERANCE)}} \, .$$

Example: for a 450MHz Pentium $^{\$}$ II, the DC accuracy spec is $1.93 < V_{CC(CORE)} < 2.07V$, and the AC accuracy spec is $1.9V < V_{CC(CORE)} < 2.1V$. The CS5132 DAC output voltage is $+2.004V < V_{DAC} < +2.045V$. In order not to exceed the DC accuracy spec, the voltage drop developed across the resistor must be calculated as follows:

$$V_{DROOP(TYP)} = \frac{[V_{DAC(MIN)} - V_{DC(MIN)}]}{1 + R_{DROOP(TOLERANCE)}}$$

$$=\frac{+2.004\text{V}-1.93\text{V}}{1.21}=61\text{mV}.$$

With the CS5132 DAC accuracy being 1%, the internal error amplifier's reference voltage is trimmed so that the output voltage will be 25mV high at no load. With no load, there is no DC drop across the resistor, producing an output voltage tracking the error amplifier output voltage, including the offset. When the full load current is delivered, a drop of -50mV is developed across the resistor. Therefore, the regulator output is pre-positioned at 25mV above the nominal output voltage before a load turn-on. The total voltage drop due to a load step is ΔV-25mV and the deviation from the nominal output voltage is 25mV smaller than it would be if there was no droop resistor. Similarly at full load the regulator output is pre-positioned at 25mV below the nominal voltage before a load turn-off. the total voltage increase due to a load turn-off is ΔV -25mV and the deviation from the nominal output voltage is 25mV smaller than it would be if there was no droop resistor. This is because the output capacitors are pre-charged to a value that is either 25mV above the nominal output voltage before a load turn-on or, 25mV below the nominal output voltage before a load turnoff.

Obviously, the larger the voltage drop across the droop resistor (the larger the resistance), the worse the DC and load regulation, but the better the AC transient response.

Current Limit

The current limit setpoint has to be higher than the normal full load current. Attention has to be paid to the current rating of the external power components as these are the first to fail during an overload condition. The MOSFET continuous and pulsed drain current rating at a given case temperature has to be accounted for when setting the current limit trip point.

Temperature curves on MOSFET manufacturers' data sheets allow the designer to determine the MOSFET drain current at a particular V_{GS} and T_{J} (junction temperature). This, in turn, will assist the designer to set a proper current limit, without causing device breakdown during an overload condition.

For future "CPUs" the full load will be 16A. The internal current sense comparator current limit voltage limits are: $77\text{mV} < V_{TH} < 101\text{mV}$. Also, there is a 21% total variation in R_{SENSE} as discussed in the previous section.

We compute the value of the current sensing element (embedded PCB trace) for the minimum current limit setpoint:

$$R_{SENSE(MIN)} = R_{SENSE(TYP)} \times 0.79$$
,

$$R_{SENSE(MAX)} = R_{SENSE(TYP)} \times 1.21$$
,

$$R_{SENSE(MAX)} = \frac{V_{TH(MIN)}}{I_{CL(MIN)}} = \frac{77mV}{16A} = 4.8m\Omega. \label{eq:RSENSE}$$

We select,

$$R_{SENSE(TYP)} = 3.3 \text{m}\Omega.$$

We calculate the range of load currents that will cause the internal current sense comparator to detect an overload condition.

Nominal Current Limit Setpoint

From the overcurrent detection data in the electrical characteristics table:

$$V_{TH(TYP)} = 86mV$$
,

$$I_{CL(NOM)} = \frac{V_{TH(TYP)}}{R_{SENSE(NOM)}} = \frac{86mV}{3.3m\Omega} = 26A.$$

Maximum Current Limit Setpoint

From the overcurrent detection data in the electrical characteristics table:

$$V_{TH(MAX)} = 101 \text{mV},$$

$$\begin{split} I_{CL(MAX)} &= \frac{V_{TH(MAX)}}{R_{SENSE(MIN)}} = \frac{V_{TH(MAX)}}{R_{SENSE(NOM)} \times 0.79} \\ &= \frac{101 \text{mV}}{3.3 \text{m}\Omega \times 0.79} = 38.7 \text{A}. \end{split}$$

Therefore, the range of load currents that will cause the internal current sense comparator to detect an overload condition through a $3.3 \mathrm{m}\Omega$ embedded PCB trace is: 19.3A < I_{CL} < 38.7A, with 26A being the nominal overload condition.

Design Rules for Using a Droop Resistor

The basic equation for laying an embedded resistor is:

$$R_{AR} = \rho \times \frac{L}{A}$$
 or $R = \rho \times \frac{L}{(W \times t)}$

where

 $A = W \times t = cross-sectional area;$

ρ= the copper resistivity (μΩ-mil);

L= length (mils);

W = width (mils);

t = thickness (mils).

For most PCBs the copper thickness, t, is $35\mu m$ (1.37 mils) for one ounce copper; $\rho = 717.86\mu\Omega$ -mil.

For a CPU load of 16A the resistance needed to create a 50mV drop at full load is:

$$R_{DROOP} = \frac{50mV}{I_{OUT}} = \frac{50mV}{16A} = 3.1m\Omega. \label{eq:RDROOP}$$

The resistivity of the copper will drift with the temperature according to the following guidelines:

$$\Delta R = 12\%$$
 @ $T_A = +50$ °C; $\Delta R = 34\%$ @ $T_A = +100$ °C.

Droop Resistor Length, Width, and Thickness

The minimum width and thickness of the droop resistor should primarily be determined on the basis of the current-carrying capacity required, and the maximum permissible droop resistor temperature rise. PCB manufacturer design charts can be used in determining current- carrying capacity and sizes of etched copper conductors for various temperature rises above ambient.

For single conductor applications, such as the use of the droop resistor, PCB design charts show that for a droop resistor with a required current-carrying capacity of 16A, and a 45°C temperature rise above ambient, the recommended cross section is 275 mil².

$$W \times t = 275 \text{ mil}^2$$

where

W = droop resistor width;

t = droop resistor thickness.

For 1oz. copper, t=1.37 mils, therefore W=201 mils = 0.201 in.

$$R = \rho \times \frac{L}{W \times t} ,$$

where

R = droop resistor value;

 $\rho = 0.71786$ m Ω -mil (1 oz. copper);

L = droop resistor length;

W = droop resistor width.

$$R_{DROOP} = 3.3 \text{m}\Omega$$
.

$$3.3 m\Omega = 0.71786 m\Omega \text{-mil} \times \frac{L}{201 \text{ mils} \times 1.37 \text{ mils}} \,.$$

Hence, L = 1265 mils = 1.265 in.

In layouts where it is impractical to lay out a droop resistor in a straight line 1265 mils long, the embedded PCB trace can be "snaked" to fit within the available space.

Thermal Management

Thermal Considerations for Power MOSFETs and Diodes

In order to maintain good reliability, the junction temperature of the semiconductor components should be kept to a maximum of 150°C or lower. The thermal impedance (junction to ambient) required to meet this requirement can be calculated as follows:

$$Thermal\ Impedance = \frac{-T_{J(MAX)} - T_A}{Power}.$$

A heatsink may be added to TO-220 components to reduce their thermal impedance. A number of PC board layout techniques such as thermal vias and additional copper foil area can be used to improve the power handling capability of surface mount components.

EMI Management

As a consequence of large currents being turned on and off at high frequency, switching regulators generate noise as a consequence of their normal operation. When designing for compliance with EMI/EMC regulations, additional components may be added to reduce noise emissions. These components are not required for regulator operation and experimental results may allow them to be eliminated. The input filter inductor may not be required because bulk filter and bypass capacitors, as well as other loads located on the board will tend to reduce regulator di/dt effects on the circuit board and input power supply. Placement of the power component to minimize routing distance will also help to reduce emissions.

Layout Guidelines

When laying out the CPU buck regulator on a printed circuit board, the following checklist should be used to ensure proper operation of the CS5132.

- 1) Rapid changes in voltage across parasitic capacitors and abrupt changes in current in parasitic inductors are major concerns for a good layout.
- 2) Keep high currents out of sensitive ground connections. Avoid connecting the IC Gnd between the source of the lower FET and the input capacitor Gnd.
- 3) Avoid ground loops as they pick up noise. Use star or single point grounding.
- 4) For high power buck regulators on double-sided PCBs a single ground plane (usually the bottom) is recommended.
- 5) Even though double sided PCBs are usually sufficient for a good layout, four-layer PCBs are the optimum approach to reducing susceptibility to noise. Use the two internal layers as the power and Gnd planes, the top layer for the high current connections and component vias, and the bottom layer for the noise sensitive traces.
- 6) Keep the inductor switching node small by placing the output inductor, switching and synchronous FETs close together.
- 7) The MOSFET gate traces to the IC must be as short, straight, and wide as possible. Ideally, the IC has to be placed right next to the MOSFETs.

- 8) Use fewer, but larger output capacitors, keep the capacitors clustered, and use multiple layer traces with heavy copper to keep the parasitic resistance low.
- 9) Place the switching MOSFET as close to the +5V input capacitors as possible.
- 10) Place the output capacitors as close to the load as possible.
- 11) Place the V_{FFB} , V_{OUT} filter resistors (510 Ω) in series with the V_{FFB} and V_{OUT} pins as close as possible to the pins.
- 12) Place the C_{OFF} and COMP capacitors as close as possible to the C_{OFF} and COMP pins.
- 13) Place the current limit filter capacitors between the V_{FFB} and V_{OUT} pins, as close as possible to the pins.
- 14) Connect the filter components of the following pins: V_{FB} , V_{FFB} , V_{OUT} , C_{OFF} , and COMP to the LGnd pin with a single trace, and connect this local LGnd trace to the output capacitor Gnd.
- 15) The "Droop" Resistor (embedded PCB trace) has to be wide enough to carry the full load current.
- 16) Place the V_{CC} bypass capacitors as close as possible to the V_{CC} pins and connect them to PGnd.


Package Specification

PACKAGE DIMENSIONS IN mm (INCHES)

		D		
Lead Count	Metric		English	
	Max	Min	Max	Min
24L SO Wide	15.60	15.20	.614	.598

Therma	1 Data	24L SO Wide	
$R_{\Theta JC}$	typ	16	°C/W
$R_{\Theta JA}$	typ	80	°C/W

PACKAGE THERMAL DATA



Ordering Information				
Part Number	Description			
CS5132GDW24	24L SO Wide			
CS5132GDWR24	24L SO Wide (tape & reel)			

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.