# **5.0 A, 1.5 V Fixed Linear Regulator**

The CS5205–2 linear regulator provides 5.0 A @ 1.5 V with an accuracy of  $\pm 2.0\%$ .

The regulator is intended for use as an active termination for the GTL bus on Intel based motherboards. The fast loop response and low dropout voltage make these regulators ideal for applications where low voltage operation and good transient response are important.

The circuit is designed to operate with dropout voltages as low as 1.0 V depending on the output current level. The maximum quiescent current is only 10 mA at full load.

The regulator is fully protected against overload conditions with protection circuitry for Safe Operating Area (SOA), overcurrent and thermal shutdown.

The CS5205–2 is available in TO–220–3 and surface mount D<sup>2</sup>PAK–3 packages.

#### **Features**

- Output Current to 5.0 A
- Output Voltage Trimmed to ±2.0%
- Dropout Voltage 1.2 V @ 5.0 A
- Fast Transient Response
- Fault Protection Circuitry
  - Thermal Shutdown
  - Overcurrent Protection
  - Safe Area Protection





Figure 1. Block Diagram




#### ON Semiconductor®

http://onsemi.com



#### MARKING DIAGRAMS



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### **MAXIMUM RATINGS\***

Parameter			Unit
Supply Voltage, V <sub>CC</sub>		17	V
Operating Temperature Range		-40 to +70	°C
Junction Temperature		150	°C
Storage Temperature Range		-60 to +150	°C
Lead Temperature Soldering: Wa	ave Solder (through hole styles only) Note 1 Reflow (SMD styles only) Note 2	260 Peak 230 Peak	ဝိ ဝိ

<sup>1. 10</sup> second maximum.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (C_{IN} = 10 \ \mu\text{F}, \ C_{OUT} = 22 \ \mu\text{F Tantalum}, \ V_{IN} - V_{OUT} = 3.0 \ V, \ V_{IN} \leq 10 \ V, \ 0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C}, \ V_{IN} \leq 10 \ V, \ V_{IN} \leq 1$  $T_J \le +150$ °C, unless otherwise specified,  $I_{full\ load} = 5.0\ A$ )

Characteristic	Test Conditions	Min	Тур	Max	Unit	
Fixed Output Voltage						
Output Voltage (Notes 3 and 4) $V_{IN} - V_{OUT} = 1.5 \text{ V};$ $0 \le I_{OUT} \le 5.0 \text{ A}$		1.47 (-2.0%)	1.50	1.53 (+2.0%)	V	
Line Regulation	$1.5 \text{ V} \le \text{V}_{\text{IN}} - \text{V}_{\text{OUT}} \le 6.0 \text{ V}; \text{I}_{\text{OUT}} = 10 \text{ mA}$	-	0.04	0.20	%	
Load Regulation (Notes 3 and 4)	$V_{IN} - V_{OUT} = 1.5 \text{ V}; 10 \text{ mA} \le I_{OUT} \le 5.0 \text{ A}$	-	0.08	0.40	%	
Dropout Voltage (Note 5)	I <sub>OUT</sub> = 5.0 A	-	1.2	1.3	V	
Current Limit	$V_{IN} - V_{OUT} = 3.0 \text{ V}; T_J \ge 25^{\circ}\text{C}$ $V_{IN} - V_{OUT} = 9.0 \text{ V}$	5.5 -	8.5 1.0	_ _	A A	
Quiescent Current	V <sub>IN</sub> ≤ 9.0 V; I <sub>OUT</sub> = 10 mA	-	5.0	10	mA	
Thermal Regulation	30 ms Pulse, T <sub>A</sub> = 25°C	-	0.003	_	%/W	
Ripple Rejection	f = 120 Hz; I <sub>OUT</sub> = 5.0 A	-	75	_	dB	
Temperature Stability	-	-	0.5	_	%	
RMS Output Noise (%V <sub>OUT</sub> )	10 Hz ≤ f ≤ 10 kHz	-	0.003	_	%/V <sub>OUT</sub>	
Thermal Shutdown	-	150	180	_	°C	
Thermal Shutdown Hysteresis	-	-	25	-	°C	

Load regulation and output voltage are measured at a constant junction temperature by low duty cycle pulse testing. Changes in output voltage due to thermal gradients or temperature changes must be taken into account separately.
 Specifications apply for an external Kelvin sense connection at a point on the output pin 1/4" from the bottom of the package.

#### **PACKAGE PIN DESCRIPTION**

Package P	Package Pin Number		
TO-220-3	D <sup>2</sup> PAK-3	Pin Symbol	Function
1	1	GND	Ground connection.
2	2	V <sub>OUT</sub>	Regulated output voltage (case).
3	3	V <sub>IN</sub>	Input voltage.

<sup>2. 60</sup> second maximum above 183°C

<sup>\*</sup>The maximum package power dissipation must be observed.

<sup>5.</sup> Dropout voltage is a measurement of the minimum input/output differential at full load.

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Dropout Voltage vs. Output Current




Figure 3. Reference Voltage vs. Temperature




Figure 4. Load Regulation vs.
Output Current




Figure 5. Minimum Load Current




Figure 6. Ripple Rejection vs. Frequency (Fixed Versions)

http://opcomi.com

#### **APPLICATIONS INFORMATION**

The regulator is protected against short circuit, and includes thermal shutdown and safe area protection (SOA) circuitry. The SOA protection circuitry decreases the maximum available output current as the input-output differential voltage increase.

The CS5205–2 has a composite PNP–NPN output transistor and requires an output capacitor for stability. A detailed procedure for selecting this capacitor is included in the Stability Considerations section.

#### **Stability Considerations**

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response, and loop stability.

The capacitor value and type is based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution. However, when the circuit operates at low temperatures, both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet provides this information.

A 22  $\mu F$  tantalum capacitor will work for most applications, but with high current regulators such as the CS5205–2 the transient response and stability improve with higher values of capacitance. The majority of applications for this regulator involve large changes in load current so the output capacitor must supply the instantaneous load current. The ESR of the output capacitor causes an immediate drop in output voltage given by:

$$\Delta V = \Delta I \times ESR$$

For microprocessor applications it is customary to use an output capacitor network consisting of several tantalum and ceramic capacitors in parallel. This reduces the overall ESR and reduces the instantaneous output voltage drop under transient load conditions. The output capacitor network should be as close to the load as possible for the best results.

#### **Protection Diodes**

When large external capacitors are used with a linear regulator it is sometimes necessary to add protection diodes. If the input voltage of the regulator gets shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage and the rate at which  $V_{\rm IN}$  drops. In the CS5205–2 linear regulator, the discharge path is through a large junction and protection diodes are not usually needed. If the regulator is used with large values of output capacitance and the input voltage is instantaneously shorted to ground, damage can occur. In this case, a diode connected as shown in Figure 7 is recommended.




Figure 7. Protection Diode Scheme for Fixed Output Regulators

#### **Output Voltage Sensing**

Since the CS5205–2 is a three terminal regulator, it is not possible to provide true remote load sensing. Load regulation is limited by the resistance of the conductors connecting the regulator to the load. For best results the regulator should be connected as shown in Figure 8.




Figure 8. Conductor Parasitic Resistance Effects
Can Be Minimized With the Above Grounding
Scheme for Fixed Output Regulators

http://opcomi.com

## Calculating Power Dissipation and Heat Sink Requirements

The CS5205–2 includes thermal shutdown and safe operating area circuitry to protect the device. High power regulators such as these usually operate at high junction temperatures so it is important to calculate the power dissipation and junction temperatures accurately to ensure that an adequate heat sink is used.

The case is connected to  $V_{OUT}$  on the CS5205–2, electrical isolation may be required for some applications. Thermal compound should always be used with high current regulators such as these.

The thermal characteristics of an IC depend on the following four factors:

- 1. Maximum Ambient Temperature T<sub>A</sub> (°C)
- 2. Power dissipation P<sub>D</sub> (Watts)
- 3. Maximum junction temperature T<sub>J</sub> (°C)
- 4. Thermal resistance junction to ambient R<sub>θJA</sub> (°C/W)

These four are related by the equation

$$T_{J} = T_{A} + P_{D} \times R_{\Theta JA} \tag{1}$$

The maximum ambient temperature and the power dissipation are determined by the design while the maximum junction temperature and the thermal resistance depend on the manufacturer and the package type.

The maximum power dissipation for a regulator is:

$$P_{D(max)} = \{V_{IN(max)} - V_{OUT(min)}\}I_{OUT(max)} + V_{IN(max)}I_{Q}$$
(2)

where:

V<sub>IN(max)</sub> is the maximum input voltage,

V<sub>OUT(min)</sub> is the minimum output voltage,

 $I_{OUT(max)}$  is the maximum output current, for the application

Io is the maximum quiescent current at I<sub>OUT(max)</sub>.

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment has a thermal resistance. Like series electrical resistances, these resistances are summed to determine  $R_{\theta JA}$ , the total thermal resistance between the junction and the surrounding air.

- 1. Thermal Resistance of the junction to case,  $R_{\theta JC}$  (°C/W)
- 2. Thermal Resistance of the case to Heat Sink,  $R_{\theta CS}$  (°C/W)
- 3. Thermal Resistance of the Heat Sink to the ambient air,  $R_{\theta SA}$  (°C/W)

These are connected by the equation:

$$R_{\Theta}JA = R_{\Theta}JC + R_{\Theta}CS + R_{\Theta}SA \tag{3}$$

The value for  $R_{\theta JA}$  is calculated using equation (3) and the result can be substituted in equation (1).

 $R_{\theta JC}$  is 1.6°C/Watt for the CS5205–2. For a high current regulator such as the CS5205–2 the majority of the heat is generated in the power transistor section. The value for  $R_{\theta SA}$  depends on the heat sink type, while  $R_{\theta CS}$  depends on factors such as package type, heat sink interface (is an insulator and thermal grease used?), and the contact area between the heat sink and the package. Once these calculations are complete, the maximum permissible value of  $R_{\theta JA}$  can be calculated and the proper heat sink selected. For further discussion on heat sink selection, see application note "Thermal Management," document number AND8036/D, available through the Literature Distribution Center or via our website at http://onsemi.com.


#### ORDERING INFORMATION

Orderable Part Number	Туре	Package	Shipping <sup>†</sup>
CS5205-2GT3	5.0 A, 1.5 V Output	TO-220-3, STRAIGHT	50 Units / Rail
CS5205-2GDP3	5.0 A, 1.5 V Output	D <sup>2</sup> PAK-3	50 Units / Rail
CS5205-2GDPR3	5.0 A, 1.5 V Output	D <sup>2</sup> PAK-3	750 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **PACKAGE DIMENSIONS**

TO-220 **THREE LEAD T SUFFIX** CASE 221A-08 ISSUE AA



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.560	0.625	14.23	15.87
В	0.380	0.420	9.66	10.66
С	0.140	0.190	3.56	4.82
D	0.025	0.035	0.64	0.89
F	0.139	0.155	3.53	3.93
G	0.100	BSC	2.54	BSC
Н		0.280		7.11
7	0.012	0.045	0.31	1.14
K	0.500	0.580	12.70	14.73
L	0.045	0.060	1.15	1.52
N	0.200 BSC		5.08 BSC	
Q	0.100	0.135	2.54	3.42
R	0.080	0.115	2.04	2.92
S	0.020	0.055	0.51	1.39
Т	0.235	0.255	5.97	6.47
J	0.000	0.050	0.00	1.27
٧	0.045		1.15	
		•		

#### **PACKAGE DIMENSIONS**

D<sup>2</sup>PAK-3 DP SUFFIX CASE 418AB-01 ISSUE O

# For D<sup>2</sup>PAK Outline and Dimensions – Contact Factory

#### **PACKAGE THERMAL DATA**

Parameter TO-220-3		D <sup>2</sup> PAK-3	Unit	
$R_{\Theta JC}$	Typical	1.6	1.6	°C/W
$R_{\Theta JA}$	Typical	50	10–50*	°C/W

<sup>\*</sup>Depending on thermal properties of substrate.  $R_{\theta JA}$  =  $R_{\theta JC}$  +  $R_{\theta CA}$ 

http://opcomi.com

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 **Phone**: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.