



# Low Side PWM FET Controller

## Description

The CS7054 is a monolithic integrated circuit designed primarily to control the rotor speed of permanent magnet, direct current (DC) brush motors. It drives the gate of an N channel power MOSFET or IGBT with a user-adjustable, fixed frequency, variable duty cycle, pulse width modulated (PWM) signal. The CS7054 can also be used to control other loads such as incandescent bulbs and solenoids. Inductive current from the motor or solenoid is recirculated through an external diode.

The CS7054 accepts a DC level input signal of 0 to 5V to control the pulse width of the output signal. This signal can be generated by a


potentiometer referenced to the on-chip 5V linear regulator, or a filtered 0% to 100% PWM signal also referenced to the 5V regulator.

The IC is placed in a sleep state by pulling the CTL lead below 0.5V. In this mode everything on the chip is shut down except for the on-chip regulator and the overall current draw is less than 275  $\mu$ A. There are a number of on-chip diagnostics that look for potential failure modes and can disable the external power MOSFET.

## Features


- 200 mA Peak PWM Gate Drive Output
- Patented Voltage Compensation Circuit
- 100% Duty Cycle Capability
- 5V,  $\pm 3\%$  Linear Reg.
- Low Current Sleep Mode
- Overvoltage Protection
- Over Current Protection of External MOSFET / IGBT
- Output Inhibit

## Application Diagram



## Package Options

14 Lead PDIP



Consult factory for 16 lead SO wide package.

## Absolute Maximum Ratings

Storage Temperature .....	-65°C to 150°C
V <sub>CC</sub> .....	-0.3V to 30V
Supply Voltage Range (load dump = 26Vw / series 51Ω resistor) V <sub>CC</sub> Peak Transient Voltage.....	40V
Input Voltage Range (at any input) .....	-0.3V to 10V
Maximum Junction Temperature .....	150°C
ESD Capability (Human Body Model) .....	2kV
Lead Temperature Soldering: Wave Solder (through hole styles only).....	10 sec. max, 260°C peak

Electrical Characteristics: 8V < V<sub>CC</sub> < 16V, -40°C < T<sub>A</sub> < 125°C, (unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>■ V<sub>CC</sub> Supply</b>					
Operating Current Supply			5	10	mA
Quiescent Current	V <sub>CC</sub> = 12V		170	275	μA
Overvoltage Shutdown		18	19.5	21	V
Overvoltage Hysteresis		150	325	500	mV
<b>■ Control (CTL)</b>					
Control Input Current	CTL = 0V to 5V	-2	0.1	2	μA
Sleep Mode Threshold		8%	10%	12%	V <sub>REG</sub>
Sleep Mode Hysteresis		50	100	150	mV
<b>■ Current Sense</b>					
Differential Voltage Sense	I <sub>ADJ</sub> = 51.2% V <sub>REG</sub> and R <sub>CS1</sub> = 51Ω	60.5		79.5	mV
I <sub>ADJ</sub> Input Current	I <sub>ADJ</sub> = 0V to 5V	-5	0.3	2	μA
<b>■ Linear Regulator V<sub>REG</sub></b>					
Output Voltage	V <sub>CC</sub> = 13.2V	4.85	5.00	5.15	V
<b>■ Inhibit</b>					
Inhibit Threshold		40%	50%	60%	V <sub>REG</sub>
Inhibit Hysteresis		150	325	500	mV
<b>■ External Drive (OUTPUT)</b>					
Output Frequency	R <sub>OSC</sub> = 105kΩ, C <sub>OSC</sub> = 390pF	17	20	23	kHz
Voltage to Duty Cycle Conversion	V <sub>CC</sub> = 13V, CTL = 30% V <sub>REG</sub> V <sub>CC</sub> = 13V, CTL = 70% V <sub>REG</sub>	26.3 69.5		38.5 81.5	% %
Output Rise Time	V <sub>CC</sub> = 13V, R <sub>GATE</sub> = 6Ω, C <sub>GATE</sub> = 5nF		.25	1	μs
Output Fall Time	V <sub>CC</sub> = 13V, R <sub>GATE</sub> = 6Ω, C <sub>GATE</sub> = 5nF		.30	1	μs
Output Sink Current	V <sub>CC</sub> = 13V, R <sub>GATE</sub> = 6Ω, C <sub>GATE</sub> = 5nF		400		mA
Output Source Current	V <sub>CC</sub> = 13V, R <sub>GATE</sub> = 6Ω, C <sub>GATE</sub> = 5nF		400		mA
Output High Voltage	I <sub>OUT</sub> = 1mA		V <sub>CC</sub> - 1.7		V
Output Low Voltage	I <sub>OUT</sub> = -1mA			1.3	V

## Package Lead Description

PACKAGE LEAD #	LEAD SYMBOL	FUNCTION
<b>14 Lead PDIP</b>		
1	OUTPUT	MOSFET Gate Drive
2	Gnd	Ground
3	FLT	Fault time out capacitor
4	C <sub>OSC</sub>	Oscillator capacitor
5	R <sub>OSC</sub>	Oscillator resistor
6	CTL	Pulse width control input
7	NC	No connection
8	V <sub>REG</sub>	5V linear regulator
9	I <sub>SENSE-</sub>	Current sense minus
10	I <sub>SENSE+</sub>	Current sense plus
11	I <sub>ADJ</sub>	Current limit adjust
12	INH	Output Inhibit
13	PGnd	Power ground for on chip clamp
14	V <sub>CC</sub>	Positive power supply input

## Application Information

### Theory Of Operation

#### Oscillator

The IC sets up a constant frequency triangle wave at the C<sub>OSC</sub> lead whose frequency is determined by the external components R<sub>OSC</sub> and C<sub>OSC</sub> by the following equation:

$$\text{Frequency} = \frac{0.83}{R_{OSC} \times C_{OSC}}$$

The peak and valley of the triangle wave are proportional to V<sub>CC</sub> by the following:

$$V_{VALLEY} = 0.2 \times V_{CC}$$

$$V_{PEAK} = 0.8 \times V_{CC}$$

This is required to make the voltage compensation function properly. In order to keep the frequency of the oscillator constant the current that charges C<sub>OSC</sub> must also vary with supply. R<sub>OSC</sub> sets up the current which charges C<sub>OSC</sub>. The voltage across R<sub>OSC</sub> is 50% of V<sub>CC</sub> and therefore:

$$I_{ROSC} = 0.5 \times \frac{V_{CC}}{R_{OSC}}$$

I<sub>ROSC</sub> is multiplied by two (2) internally and transferred to the C<sub>OSC</sub> lead. Therefore:

$$I_{COSC} = \pm \frac{V_{CC}}{R_{OSC}}$$

The period of the oscillator is:

$$T = 2C_{OSC} \times \frac{(V_{PEAK} - V_{VALLEY})}{I_{COSC}}$$

The R<sub>OSC</sub> and C<sub>OSC</sub> components can be varied to create frequencies over the range of 15Hz to 25kHz. With the suggested values of 105kΩ and 390pF for R<sub>OSC</sub> and C<sub>OSC</sub> respectively, the nominal frequency will be approximately 20 kHz. I<sub>ROSC</sub> at V<sub>CC</sub> = 14V, will be 66.7 μA. I<sub>ROSC</sub> should not change over a more than 2:1 ratio and therefore C<sub>OSC</sub> should be changed to adjust the oscillator frequency.

#### Voltage Duty Cycle Conversion

The IC translates an input voltage at the CTL lead into a duty cycle at the OUTPUT lead. The transfer function incorporates Cherry Semiconductor's patented Voltage Compensation method to keep the average voltage and current across the load constant regardless of fluctuations

in the supply voltage. The duty cycle is varied based upon the input voltage and supply voltage by the following equation:

$$\text{Duty Cycle} = 100\% \times \frac{2.8 \times V_{CTL}}{V_{CC}}$$

An internal DC voltage equal to:

$$V_{DC} = (1.683 \times V_{CTL}) + (V_{VALLEY})$$

is compared to the oscillator voltage to produce the compensated duty cycle. The transfer is set up so that at  $V_{CC} = 14V$  the duty will equal  $V_{CTL}$  divided by  $V_{REG}$ . For example at  $V_{CC} = 14V$ ,  $V_{REG} = 5V$  and  $V_{CTL} = 2.5V$ , the duty cycle would be 50% at the output. This would place a 7V average voltage across the load. If  $V_{CC}$  then drops to 10V, the IC would change the duty cycle to 70% and hence keep the average load voltage at 7V.




Figure 1: Voltage Compensation

### 5V Linear Regulator

There is a 5V, 5mA linear regulator available at the  $V_{REG}$  lead for external use. This voltage acts as a reference for many internal and external functions. It has a drop out of approximately 1.5V at room temperature and does not require an external capacitor for stability.

### Current Sense and Timer

The IC differentially monitors the load current on a cycle by cycle basis at the  $I_{SENSE+}$  and  $I_{SENSE-}$  leads. The differen-

tial voltage across these two leads is amplified internally and compared to the voltage at the  $I_{ADJ}$  lead. The gain,  $A_V$ , is set internally and externally by the following equation:

$$A_V = \frac{V_{I(ADJ)}}{I_{SENSE+} - I_{SENSE-}} = \frac{37000}{1000 + R_{CS}}$$

The current limit ( $I_{LIM}$ ) is set by the external current sense resistor ( $R_{SENSE}$ ) placed across the  $I_{SENSE+}$  and  $I_{SENSE-}$  terminals and the voltage at the  $I_{ADJ}$  lead.

$$I_{LIM} = \frac{(1000 + R_{CS})}{37000} \times \frac{V_{I(ADJ)}}{R_{SENSE}}$$

The  $R_{CS}$  resistors and  $C_{CS}$  components form a differential low pass filter which filters out high frequency noise generated by the switching of the external MOSFET and the associated lead noise.  $R_{CS}$  also forms an error term in the gain of the  $I_{LIM}$  equation because the  $I_{SENSE+}$  and  $I_{SENSE-}$  leads are low impedance inputs thereby creating a good current sensing amplifier. Both leads source  $50\mu A$  while the chip is in run mode.  $R_{CS}$  should be much less than 1000  $\Omega$  to minimize error in the  $I_{LIM}$  equation.  $I_{ADJ}$  should be biased between 1V and 4V.

When the current through the external MOSFET exceeds  $I_{LIM}$ , an internal latch is set and the output pulls the gate of the MOSFET low for the remainder of the oscillator cycle (fault mode). At the start of the next cycle, the latch is reset and the IC reverts back to run mode until another fault occurs. If a number of faults occur in a given period of time, the IC "times out" and disables the MOSFET for a long period of time to let it cool off. This is accomplished by charging the  $C_{FLT}$  capacitor each time an over current condition occurs. If a cycle goes by with no overcurrent fault occurring, an even smaller amount of charge will be removed from  $C_{FLT}$ . If enough faults occur together, eventually  $C_{FLT}$  will charge up to 2.4V and the fault latch will be set. The fault latch will not be reset until the  $C_{FLT}$  discharges to 0.6V. This action will continue indefinitely if the fault persists.

The off time and on time are set by the following:

$$\text{Off Time} = C_{FLT} \times \frac{2.4V - 0.6V}{4.5\mu A}$$

$$\text{On Time} = C_{\text{FLT}} \times \frac{2.4\text{V} - 0.6\text{V}}{I_{\text{AVG}}}$$

where:

$$I_{\text{AVG}} = (295.5\mu\text{A} \times \text{DC}) - [4.5\mu\text{A} \times (1 - \text{DC})]$$

$$I_{\text{AVG}} = (300\mu\text{A} \times \text{DC}) - 4.5\mu\text{A}$$

$$\text{DC} = \text{PWM Duty Cycle}$$

### Sleep State

This device will enter into a low current mode ( $<275\mu\text{A}$ ) when CTL lead is brought to less than 0.5V. All functions are disabled in this mode, except for the regulator.

### Inhibit

When the inhibit voltage is greater than 2.5V the internal latch is set and the external MOSFET will be turned off for the remainder of the oscillator cycle. The latch is then reset at the start of the next cycle.

### Overvoltage Shutdown

The IC will disable the output during an overvoltage event. This is a real time fault event and does not set the internal latch and therefore is independent of the oscillator timing (i.e. asynchronous). There is no undervoltage lock-out. The device will shutdown gracefully once it runs out of headroom.

### Reverse Battery

The CS7054 will not survive a reverse battery condition. Therefore, a series diode is required between the battery and the  $V_{\text{CC}}$  lead.

### Load Dump

$V_{\text{CC}}$  is internally clamped to 30V. It is recommended that a 51Ω resistor, ( $R_{\text{S}}$ ) is placed in series with  $V_{\text{CC}}$  to limit the current flow into the IC in the event of a 40V peak transient condition.

**Package Specification**


**PACKAGE DIMENSIONS IN mm (INCHES)**

Lead Count	D			
	Metric		English	
	Max	Min	Max	Min
14L PDIP	19.69	18.67	.775	.735

**PACKAGE THERMAL DATA**

Thermal Data		14L PDIP	
R <sub>θJC</sub>	typ	48	°C/W
R <sub>θJA</sub>	typ	85	°C/W

**Plastic DIP (N); 300 mil wide**



**Ordering Information**

Part Number	Description
CS7054YN14	14 Lead PDIP

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.