

August 1990

Revised April 1999

# =AIRCHIL

SEMICONDUCTOR

## 74ACTQ00 Quiet Series<sup>™</sup> Quad 2-Input NAND Gate

#### **General Description**

The ACTQ00 contains four 2-input NAND gates and utilizes Fairchild FACT Quiet Series™ technology to guarantee quiet output switching and improve dynamic threshold performance FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior ACMOS performance.

#### **Features**

- I<sub>CC</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Pin Assignment for DIP and SOIC

٥,

'4ACTQ00 Quiet Series<sup>™</sup> Quad 2-Input NAND Gate


- Improved latch-up immunity
- Outputs source/sink 24 mA
- Has TTL-compatible inputs

0.

GNE

## **Ordering Code:**

Order Number	Package Number	Package Description
74ACTQ00SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74ACTQ00PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
	and have been a second	by appending suffix letter "X" to the ordering code



#### **Pin Descriptions**

Pin Names	Description			
A <sub>n</sub> , B <sub>n</sub>	Inputs			
Ōn	Outputs			

FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.



## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5 V$ to $V_{CC} + 0.5 V$
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5 V$ to $V_{CC} + 0.5 V$
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C

	DC Latch-up Source	
	or Sink Current	±300 mA
V	Junction Temperature (T <sub>J</sub> )	
	PDIP	140°C
hΑ	Pasammandad Oparati	20
hΑ	Recommended Operation	ng
δV	Conditions	
•	Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
ιA	Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
nA	Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
5V	Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
	Minimum Input Edge Rate ( $\Delta V / \Delta t$ )	
ıΑ	V <sub>IN</sub> from 0.8V to 2.0V	125 mV/ns
	V <sub>CC</sub> @ 4.5V, 5.5V	
hΑ	Note 1: Absolute maximum ratings are those value	es bevond which damage

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not

## **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Gymbol		(V)	Тур	Gu	aranteed Limits	onita	Conditions
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0		or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8		or $V_{CC} - 0.1V$
V <sub>ОН</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76		$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76	V	I <sub>OH</sub> = -24 mA (Note 2)
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44		I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		2.0	20.0	μΑ	$V_{IN} = V_{CC} \text{ or } GND$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic	5.0	1.1	1.5		V	Figure 1, Figure 2
	V <sub>OL</sub>						(Note 4)(Note 5)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic	5.0	-0.6	-1.2		V	Figure 1, Figure 2
	V <sub>OL</sub>						(Note 4)(Note 5)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 4)(Note 6)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n) switching. (n–1) inputs switching 0V to 3V. Input-under-test switching: 3V to threshold ( $V_{ILD}$ ),

0V to threshold (V<sub>IHD</sub>), f = 1 MHz.

## **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C₁ = 50 pF			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{I} = 50 \text{ pF}$		Units
-,		(Note 7)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	5.0	2.0		7.5	2.0	8.0	ns
	Data to Output							
t <sub>PHL</sub>	Propagation Delay Data to Output	5.0	2.0		7.5	2.0	8.0	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 8)	5.0		0.5	1.0		1.0	ns

Note 7: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	74	pF	$V_{CC} = 5.0V$

74ACTQ00

#### **FACT<sup>™</sup> Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope



Note 9:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 10: Input pulses have the following characteristics: f = 1 MHz, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns, skew < 150 ps.


FIGURE 1. Quiet Output Noise Voltage Waveforms


 $V_{OLP}/V_{OLV}$  and  $V_{OHP}/V_{OHV}$ :


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level.V<sub>IH</sub> until the output begins to oscillate or steps out a mine of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.