

March 1991 Revised November 1999

74ACTQ14

Quiet Series™ Hex Inverter with Schmitt Trigger Input

General Description

The ACTQ14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitterfree output signals. In addition, they have a greater noise margin than conventional inverters.

The ACTQ14 utilizes Fairchild Quiet Series™ Technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

The ACTQ14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations

Features


- I_{CC} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Guaranteed pin-to-pin skew AC performance
- Outputs source/sink 24 mA

Ordering Code:

Order Number	Package Number	Package Description
74ACTQ14SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74ACTQ14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACTQ14PC	N14A	14-Lead Plastic Dual-In-Lead Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
I _n	Inputs
O n	Outputs

Connection Diagram



Function Table

Input	Output			
Α	ō			
L	Н			
Н	L			

Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} & \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{aligned}$

DC Output Source

or Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) \pm 50 mA

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

DC Latch-Up Source

or Sink Current \pm 300 mA

Junction Temperature (T_J)

PDIP 140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside of databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T $_{A} = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Jynnoon	raiametei	(V)	Тур	Gua	ranteed Limits	Ullits	Conditions	
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or $V_{CC} - 0.1V$	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	. 50 4	
	Output Voltage	5.5	5.49	5.4	5.4	V	$I_{OUT} = -50 \mu A$	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I 50 A	
	Output Voltage	5.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
V _{h(max)}	Maximum Hysteresis	4.5		1.4	1.4	V	T _A = Worst Case	
		5.5		1.6	1.6	V	I A = WOISt Case	
V _{h(min)}	Minimum Hysteresis	4.5		0.4	0.4	V	T _A = Worst Case	
		5.5		0.5	0.5	•	TA - WOIST Case	
V _t +	Maximum Positive	4.5		2.0	2.0	V	T _A = Worst Case	
	Threshold	5.5		2.0	2.0	•	TA - WOIST Case	
V _t -	Minimum Negative	4.5		0.8	0.8	V	T _A = Worst Case	
	Threshold	5.5		0.8	0.8	V	IA - Worst Case	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		2.0	20.0	μΑ	$V_{IN} = V_{CC}$ or GND	
V _{OLP}	Quiet Output Maximum	5.0	1.1	1.5		٧	Figure 1, Figure 2	
	Dynamic V _{OL}	3.0		1.0			(Note 4)(Note 5)	
V _{OLV}	Quiet Output Minimum	5.0	-0.6	-1.2		V	Figure 1, Figure 2	
	Dynamic V _{OL}	3.0		-1.2			(Note 4)(Note 5)	

DC Electrical Characteristics (Continued)

Symbol	Parameter	v _{cc}			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Oyinboi		(V)			ranteed Limits			
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		٧	(Note 4)(Note 6)	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

 $\textbf{Note 5:} \ \text{Max number of outputs defined as (n). Data inputs are 0V to 3V. One output @ GND.}$

Note 6: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			T _A = -40°	Units	
		(Note 7)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay Data to Output	5.0	3.0	8.0	10.0	3.0	11.0	ns
t _{PHL}	Propagation Delay Data to Output	5.0	3.0	8.0	10.0	3.0	11.0	ns
t _{OSHL}	Output to Output Skew (Note 8)	5.0		0.5	1.0		1.0	ns

Note 7: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	80	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



 V_{OHV} and V_{OLP} are measured with respect to ground reference. Input pulses have the following characteristics: f = 1 MHz, t_r = 3 ns, t_f =

3 ns, skew < 150 ps. FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







FIGURE 2. Simultaneous Switching Test Circuit

Physical Dimensions inches (millimeters) unless otherwise noted








14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.43 TYP -A-7.72 6.4 -B-3.2 0.2 C B A 0.65 ALL LEAD TIPS LAND PATTERN RECOMMENDATION PIN #1 IDENT. - SEE DETAIL A ALL LEAD TIPS - 0.90 ^{+0.15} 1.2 MAX Г 0.09-0.20 L_{0.10±0.05} 0.19 - 0.30 ⊕ 0.13 M A BS CS 0.65 12.00° TOP & BOTTOM R0.09 MIN-GAGE PLANE 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. 0°-8° B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND 0.6 ±0.1 SEATING PLANE TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. R0.09 MIN MTC14RevC3 DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Lead Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com