

August 1989

**Revised November 1999** 

## FAIRCHILD

SEMICONDUCTOR

### 74ACTQ273 Quiet Series Octal D-Type Flip-Flop

#### **General Description**

The ACTQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each Dtype input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

The ACTQ utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features

GTO<sup>™</sup> output control and undershoot corrector in addition to a split ground bus for superior performance.

#### Features

- I<sub>CC</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- Buffered common clock and asynchronous master reset
- Outputs source/sink 24 mA
- 4 kV minimum ESD immunity

74ACTQ273 Quiet Series Octal D-Type Flip-Flop

| 11.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |          |       |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|-------|
| and the second se |          |       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Ordering | Codo  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Ordening | Coue. |

| Order Number                                                                                        | Package Number | Package Description                                                         |  |  |  |  |
|-----------------------------------------------------------------------------------------------------|----------------|-----------------------------------------------------------------------------|--|--|--|--|
| 74ACTQ273SC                                                                                         | M20B           | 20-Lead Small Outline Integrated Circuit, JEDEC MS-013, 0.300" Wide Body    |  |  |  |  |
| 74ACTQ273SJ                                                                                         | M20D           | 20-Lead Small Outline Package, EIAJ TYPE II, 5.3mm Wide                     |  |  |  |  |
| 74ACTQ273MTC                                                                                        | MTC20          | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |  |  |  |  |
| 74ACTQ273PC                                                                                         | N20A           | 20-Lead Plastic Dual-In-Line Package, JEDEC MS-001, 0.300" Wide             |  |  |  |  |
| Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code |                |                                                                             |  |  |  |  |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering co

Q.,

D

D,

DZSC.COM

#### Connection Diagram

MR

q<sub>o</sub>.

Do

D<sub>1</sub>

Q<sub>1</sub> Q<sub>2</sub>

D<sub>2</sub> D<sub>3</sub> Q<sub>3</sub>




## Pin Names Description D<sub>0</sub>-D<sub>7</sub> Data Inputs

 MR
 Master Reset

 CP
 Clock Pulse Input

 Q0-Q7
 Data Outputs

FACT™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.



#### **Mode Select-Function Table**

|                |    | Inputs               |   |   |  |  |  |
|----------------|----|----------------------|---|---|--|--|--|
| Operating Mode | MR | MR CP D <sub>n</sub> |   |   |  |  |  |
| Reset (Clear)  | L  | Х                    | Х | L |  |  |  |
| Load "1"       | Н  | ~                    | Н | Н |  |  |  |
| Load "0"       | Н  | ~                    | L | L |  |  |  |

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial  $rac{}$  = LOW-to-HIGH Transition Logic Diagram D1 D4 Do D<sub>2</sub>  $D_3$  $D_5$ 0 • CP ¢Р CF ¢F CF CF СР RD R<sub>D</sub> R R R MP 02 03 0, 0, 05 06 0, 0-

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 1)

|                                                       | 5                                 |
|-------------------------------------------------------|-----------------------------------|
| Supply Voltage (V <sub>CC</sub> )                     | -0.5V to +7.0V                    |
| DC Input Diode Current (I <sub>IK</sub> )             |                                   |
| $V_{I} = -0.5V$                                       | –20 mA                            |
| $V_I = V_{CC} + 0.5V$                                 | +20 mA                            |
| DC Input Voltage (VI)                                 | $-0.5V$ to $V_{CC} + 0.5V$        |
| DC Output Diode Current (I <sub>OK</sub> )            |                                   |
| $V_{O} = -0.5V$                                       | –20 mA                            |
| $V_O = V_{CC} + 0.5V$                                 | +20 mA                            |
| DC Output Voltage (V <sub>O</sub> )                   | $-0.5V$ to $V_{CC} + 0.5V$        |
| DC Output Source                                      |                                   |
| or Sink Current (I <sub>O</sub> )                     | ±50 mA                            |
| DC $V_{CC}$ or Ground Current                         |                                   |
| per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> ) | ±50 mA                            |
| Storage Temperature (T <sub>STG</sub> )               | $-65^{\circ}C$ to $+150^{\circ}C$ |
| DC Latch-up Source or                                 |                                   |
| Sink Current                                          | ±300 mA                           |
| Junction Temperature (T <sub>J</sub> )                |                                   |
| PDIP                                                  | 140°C                             |
|                                                       |                                   |

## Recommended Operating Conditions

| Supply Voltage (V <sub>CC</sub> )           | 4.5V to 5.5V                     |
|---------------------------------------------|----------------------------------|
| Input Voltage (V <sub>I</sub> )             | 0V to $V_{CC}$                   |
| Output Voltage (V <sub>O</sub> )            | 0V to $V_{CC}$                   |
| Operating Temperature (T <sub>A</sub> )     | $-40^{\circ}C$ to $+85^{\circ}C$ |
| Minimum Input Edge Rate $\Delta V/\Delta t$ |                                  |
| V <sub>IN</sub> from 0.8V to 2.0V           |                                  |
| V <sub>CC</sub> @ 4.5V, 5.5V                | 125 mV/ns                        |
|                                             |                                  |

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

### **DC Electrical Characteristics**

| Cumb al          | Parameter                                | $V_{CC}$ $T_A = +25^{\circ}C$ |            | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 11-14-          | Conditions |                                      |
|------------------|------------------------------------------|-------------------------------|------------|----------------------------------------|-----------------|------------|--------------------------------------|
| Symbol           |                                          | (V)                           | V) Typ Gua |                                        | aranteed Limits | Units      | Conditions                           |
| VIH              | Minimum HIGH Level                       | 4.5                           | 1.5        | 2.0                                    | 2.0             | V          | V <sub>OUT</sub> = 0.1V              |
|                  | Input Voltage                            | 5.5                           | 1.5        | 2.0                                    | 2.0             | v          | or $V_{CC} - 0.1V$                   |
| V <sub>IL</sub>  | Maximum LOW Level                        | 4.5                           | 1.5        | 0.8                                    | 0.8             | V          | $V_{OUT} = 0.1V$                     |
|                  | Input Voltage                            | 5.5                           | 1.5        | 0.8                                    | 0.8             | v          | or $V_{CC} - 0.1V$                   |
| V <sub>OH</sub>  | Minimum HIGH Level                       | 4.5                           | 4.49       | 4.4                                    | 4.4             | V          | L 50 A                               |
|                  | Output Voltage                           | 5.5                           | 5.49       | 5.4                                    | 5.4             | v          | $I_{OUT} = -50 \ \mu A$              |
|                  |                                          |                               |            |                                        |                 |            | $V_{IN} = V_{IL} \text{ or } V_{IH}$ |
|                  |                                          | 4.5                           |            | 3.86                                   | 3.76            | V          | $I_{OH} = -24 \text{ mA}$            |
|                  |                                          | 5.5                           |            | 4.86                                   | 4.76            |            | $I_{OH} = -24 \text{ mA}$ (Note 2    |
| V <sub>OL</sub>  | Maximum LOW Level                        | 4.5                           | 0.001      | 0.1                                    | 0.1             | V          | L 50A                                |
|                  | Output Voltage                           | 5.5                           | 0.001      | 0.1                                    | 0.1             | v          | $I_{OUT} = 50 \ \mu A$               |
|                  |                                          |                               |            |                                        |                 |            | $V_{IN} = V_{IL} \text{ or } V_{IH}$ |
|                  |                                          | 4.5                           |            | 0.36                                   | 0.44            | V          | $I_{OL} = 24 \text{ mA}$             |
|                  |                                          | 5.5                           |            | 0.36                                   | 0.44            |            | I <sub>OL</sub> = 24 mA (Note 2)     |
| I <sub>IN</sub>  | Maximum Input Leakage Current            | 5.5                           |            | ±0.1                                   | ± 1.0           | μA         | $V_I = V_{CC}, GND$                  |
| ICCT             | Maximum I <sub>CC</sub> /Input           | 5.5                           | 0.6        |                                        | 1.5             | mA         | $V_I = V_{CC} - 2.1V$                |
| I <sub>OLD</sub> | Minimum Dynamic                          | 5.5                           |            |                                        | 75              | mA         | V <sub>OLD</sub> = 1.65V Max         |
| I <sub>OHD</sub> | Output Current (Note 3)                  | 5.5                           |            |                                        | -75             | mA         | V <sub>OHD</sub> = 3.85V Min         |
| I <sub>CC</sub>  | Maximum Quiescent Supply Current         | 5.5                           |            | 4.0                                    | 40.0            | μA         | $V_{IN} = V_{CC} \text{ or } GND$    |
| V <sub>OLP</sub> | Quiet Output                             | 5.0                           | 1.1        | 1.5                                    |                 | V          | Figure 1Figure 2                     |
|                  | Maximum Dynamic V <sub>OL</sub>          | 5.0                           | 1.1        | 1.5                                    |                 | v          | (Note 4)                             |
| V <sub>OLV</sub> | Quiet Output                             | 5.0                           | 0.0        | 10                                     |                 | V          | Figure 1Figure 2                     |
|                  | Minimum Dynamic V <sub>OL</sub>          | 5.0                           | -0.6       | -1.2                                   |                 | V          | (Note 4)                             |
| V <sub>IHD</sub> | Minimum HIGH Level Dynamic Input Voltage | 5.0                           | 1.9        | 2.2                                    |                 | V          | (Note 5)                             |
| VILD             | Maximum LOW Level Dynamic Input Voltage  | 5.0                           | 1.2        | 0.8                                    |                 | V          | (Note 5)                             |

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Max number of outputs defined as (n). n - 1 Data inputs are driven 0V to 3V; one output @ GND.

Note 5: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{ILD}$ ) f = 1 MHz.

# 74ACTQ273

# 74ACTQ273

#### **AC Electrical Characteristics**

| Symbol                                   | Parameter                                 | v <sub>cc</sub><br>(V) | $T_A = +25^{\circ}C$<br>$C_L = 50 \text{ pF}$ |     |     | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$<br>$C_L = 50 \text{ pF}$ |     | Units |
|------------------------------------------|-------------------------------------------|------------------------|-----------------------------------------------|-----|-----|------------------------------------------------------------------------|-----|-------|
|                                          |                                           | (Note 6)               | Min                                           | Тур | Max | Min                                                                    | Max |       |
| f <sub>MAX</sub>                         | Maximum Clock<br>Frequency                | 5.0                    | 125                                           | 189 |     | 110                                                                    |     | MHz   |
| t <sub>PLH</sub><br>t <sub>PHL</sub>     | Propagation Delay<br>CP to Q <sub>n</sub> | 5.0                    | 1.5                                           | 6.5 | 8.5 | 1.5                                                                    | 9.0 | ns    |
| t <sub>PHL</sub>                         | Propagation Delay<br>MR to Q <sub>n</sub> | 5.0                    | 1.5                                           | 7.0 | 9.0 | 1.5                                                                    | 9.5 | ns    |
| t <sub>OSHL</sub> ,<br>t <sub>OSLH</sub> | Output to Output<br>Skew (Note 7)         | 5.0                    |                                               | 0.5 | 1.0 |                                                                        | 1.0 | ns    |

Note 6: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

#### **AC Operating Requirements**

|                |                                                 | V <sub>cc</sub>      | <b>T</b> <sub>A</sub> = - | +25°C | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ |       |
|----------------|-------------------------------------------------|----------------------|---------------------------|-------|----------------------------------------|-------|
| Symbol         | Parameter                                       | (V) C <sub>L</sub> = |                           | 50 pF | $C_L = 50 \text{ pF}$                  | Units |
|                |                                                 | (Note 8)             | Тур                       | Gua   | ranteed Minimum                        |       |
| t <sub>S</sub> | Setup Time, HIGH or LOW<br>D <sub>n</sub> to CP | 5.0                  | 1.0                       | 3.5   | 3.5                                    | ns    |
| t <sub>H</sub> | Hold Time, HIGH or LOW<br>D <sub>n</sub> to CP  | 5.0                  | -0.5                      | 1.5   | 1.5                                    | ns    |
| t <sub>W</sub> | Clock Pulse Width<br>HIGH or LOW                | 5.0                  | 2.0                       | 4.0   | 4.0                                    | ns    |
| t <sub>W</sub> | MR Pulse Width<br>HIGH or LOW                   | 5.0                  | 1.5                       | 4.0   | 4.0                                    | ns    |
| t <sub>W</sub> | Recovery Time<br>MR to CP                       | 5.0                  | 0.5                       | 3.0   | 3.0                                    | ns    |

Note 8: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

#### Capacitance

| Symbol          | Parameter                     | Тур  | Units | Conditions             |
|-----------------|-------------------------------|------|-------|------------------------|
| C <sub>IN</sub> | Input Capacitance             | 4.5  | pF    | V <sub>CC</sub> = OPEN |
| C <sub>PD</sub> | Power Dissipation Capacitance | 40.0 | pF    | $V_{CC} = 5.0V$        |

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


#### Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.





Note 9:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 10: Input pulses have the following characteristics: f=1 MHz,  $t_r=3$  ns,  $t_f=3$  ns, skew < 150 ps.

 $V_{\mbox{OLP}}/V_{\mbox{OLV}}$  and  $V_{\mbox{OHP}}/V_{\mbox{OHV}}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
- $V_{ILD}$  and  $V_{IHD}$ :
- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

