

SL74HCU04


Hex Unbuffered Inverters

High-Performance Silicon-Gate CMOS

The SL74HCU04 is identical in pinout to the 74LS04. This contains six independent unbuffered inverters. These inverters are well suited for use as oscillators, pulse shapers and in many other applications requiring a high-input impedance amplifier.

This device is characterized for over wide temperature ranges to meet industry and military specifications.


- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: 2.0 to 6.0 V
- Low input current: 1.0 μ A Max.
- Low quiescent current: 20 μ A Max.
- High noise immunity characteristic of CMOS
- Diode protection on all inputs



ORDERING INFORMATION

SL74HCU04N Plastic
SL74HCU04D SOIC
 $T_A = -55^\circ \text{ to } 125^\circ \text{ C}$ for all packages

LOGIC DIAGRAM



PIN 14 = V_{CC}
PIN 7 = GND

High-Performance??Silicon-Gate

A1	1	●	14	V_{CC}
Y1	2		13	A6
A2	3		12	Y6
Y2	4		11	A5
A3	5		10	Y5
Y3	6		9	A4
GND	7		8	Y4

FUNCTION TABLE

Inputs	Output
A	Y
L	H
H	L

SL74HCU04

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T _{STG}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1) V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

SL74HCU04

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
V _{IH}	Minimum High-Level Input Voltage		2.0 4.5 6.0	1.7 3.6 4.8	1.7 3.6 4.8	1.7 3.6 4.8	V
V _{IL}	Maximum Low - Level Input Voltage		2.0 4.5 6.0	0.3 0.8 1.1	0.3 0.8 1.1	0.3 0.8 1.1	V
V _{OH}	Minimum High-Level Output Voltage	V _{IN} =V _{IH} or V _{IL} I _{OH} = -20 μA	2.0 4.5 6.0	1.8 4.0 5.5	1.8 4.0 5.5	1.8 4.0 5.5	V
		V _{IN} =V _{IH} or V _{IL} I _{OH} = -4 mA I _{OH} = -5.2 mA	4.5 6.0	3.86 5.36	3.76 5.26	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} =V _{IH} or V _{IL} I _{OL} = 20 μA	2.0 4.5 6.0	0.2 0.5 0.5	0.2 0.5 0.5	0.2 0.5 0.5	V
		V _{IN} =V _{IH} or V _{IL} I _{OL} = 4 mA I _{OL} = 5.2 mA	4.5 6.0	0.32 0.32	0.37 0.37	0.4 0.4	
I _{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND I _{OUT} =0 μA	6.0	2.0	20	40	μA

SL74HCU04

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6.0\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	$\leq 85^\circ\text{C}$	$\leq 125^\circ\text{C}$	
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2.0	80	100	120	ns
		4.5	16	20	24	
		6.0	14	17	20	
t_{TLH}, t_{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0	75	95	110	ns
		4.5	15	19	22	
		6.0	13	16	19	
C_{IN}	Maximum Input Capacitance	-	10	10	10	pF

C_{PD}	Power Dissipation Capacitance (Per Inverter) Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	Typical @ $25^\circ\text{C}, V_{CC}=5.0\text{ V}$	pF
		15	





Figure 1. Switching Waveforms



* Includes all probe and jig capacitance

Figure 2. Test Circuit