

February 1994 Revised October 2005

# 74LCX373

# Low Voltage Octal Transparent Latch with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX373 consists of eight latches with 3-STATE outputs for bus organized system applications. The device is designed for low voltage (3.3V or 2.5V)  $V_{\rm CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- 8.0 ns  $t_{PD}$  max ( $V_{CC}$  = 3.3V), 10  $\mu$ A  $I_{CC}$  max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note)
- $\pm$ 24 mA output drive ( $V_{CC} = 3.0V$ )
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
- ESD performance:

Human Body Model > 2000V

Machine Model > 200V

■ Leadless Pb-Free DQFN package

**Note 1:** To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

# **Ordering Code:**

Order Number	Package Number	Package Description
74LCX373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX373SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX373BQX (Preliminary) (Note 2)	MLP020B	Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
74LCX373MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LCX373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LCX373MTCX_NL (Note 3)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Note 2: DQFN package available in Tape and Reel only.


Note 3: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.



# **Logic Symbols**




#### IEEE/IEC




## **Connection Diagrams**

Pin Assignments for SOIC, SOP, SSOP, TSSOP



#### Pad Assignments for DQFN



(Top View)

### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O <sub>0</sub> –O <sub>7</sub>	3-STATE Latch Outputs

#### **Truth Table**

	Inputs		
LE	OE	D <sub>n</sub>	O <sub>n</sub>
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	$O_0$

H = HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance


X = Immaterial

 $O_0$  = Previous  $O_0$  before HIGH-to-LOW transition of Latch Enable

#### **Functional Description**

The LCX373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable  $\overline{(OE)}$  input. When  $\overline{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

# Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings**(Note 4)

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V
V <sub>I</sub>	DC Input Voltage	-0.5 to +7.0		V
V <sub>O</sub>	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 5)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	$V_O > V_{CC}$	ША
Io	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# **Recommended Operating Conditions** (Note 6)

Symbol	Parameter	Min	Max	Units	
$V_{CC}$	Supply Voltage O	perating	2.0	3.6	V
	Data R	Retention	1.5	3.6	V
V <sub>I</sub>	Input Voltage		0	5.5	V
V <sub>O</sub>	Output Voltage HIGH or LC	W State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current V <sub>CC</sub> = 3.0	V – 3.6V		±24	
	V <sub>CC</sub> = 2.7	V – 3.0V		±12	mA
	V <sub>CC</sub> = 2.3'	V – 2.7V		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V – 2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5:  $I_O$  Absolute Maximum Rating must be observed.

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Barrantar	Parameter Conditions	V <sub>cc</sub>	T <sub>A</sub> = -40°C to +85°C		Units	
	Farameter	Conditions	(V)	Min	Max	Units	
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V	
			2.7 - 3.6	2.0		V	
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V	
			2.7 - 3.6		0.8	_ v	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 - 3.6	V <sub>CC</sub> - 0.2			
		$I_{OH} = -8 \text{ mA}$	= -8 mA 2.3 1.8				
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V	
		$I_{OH} = -18 \text{ mA}$	3.0	2.4			
		I <sub>OH</sub> = -24 mA	3.0	2.2			
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2		
		I <sub>OL</sub> = 8 mA	2.3		0.6	7	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V	
		I <sub>OL</sub> = 16 mA	3.0		0.4		
		$I_{OL} = 24 \text{ mA}$	3.0		0.55		
I <sub>I</sub>	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.3 - 3.6		±5.0	μА	
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	_	
		$V_I = V_{IH}$ or $V_{IL}$	2.3 - 3.0		±5.0	μА	
l <sub>OFF</sub>	Power-Off Leakage Current	V <sub>I</sub> or V <sub>O</sub> = 5.5V	0		10	μА	
I <sub>cc</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 - 3.6		10		
		$3.6V \le V_I, V_O \le 5.5V \text{ (Note 7)}$	2.3 - 3.6		±10	μА	

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = -40°	C to +85°C	Units
0,20.	i aramoto.	00.11.11.01.10	(V)	Min	Max	•
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μА

Note 7: Outputs disabled or 3-STATE only.

#### **AC Electrical Characteristics**

			T <sub>A</sub>	= -40°C to +	85°C, R <sub>L</sub> = 50	<b>)0</b> Ω		
Symbol	Parameter	$V_{CC}=3.3V\pm0.3V$		V <sub>CC</sub> = 2.7V		$V_{CC}=2.5V\pm0.2V$		Umita
Symbol	raiametei	C <sub>L</sub> =	50pF	C <sub>L</sub> = 50pF		C <sub>L</sub> = 30pF		Units
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.5	8.0	1.5	9.0	1.5	9.6	ns
t <sub>PLH</sub>	$D_n$ to $O_n$	1.5	8.0	1.5	9.0	1.5	9.6	115
t <sub>PHL</sub>	Propagation Delay	1.5	8.5	1.5	9.5	1.5	10.5	ns
t <sub>PLH</sub>	LE to O <sub>n</sub>	1.5	8.5	1.5	9.5	1.5	10.5	115
t <sub>PZL</sub>	Output Enable Time	1.5	8.5	1.5	9.5	1.5	10.5	ns
t <sub>PZH</sub>		1.5	8.5	1.5	9.5	1.5	10.5	115
t <sub>PLZ</sub>	Output Disable Time	1.5	7.5	1.5	8.5	1.5	9.0	ns
t <sub>PHZ</sub>		1.5	7.5	1.5	8.5	1.5	9.0	ns
t <sub>S</sub>	Setup Time, D <sub>n</sub> to LE	2.5		2.5		4.0		ns
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	1.5		1.5		2.0		ns
t <sub>W</sub>	LE Pulse Width	3.3		3.3		4.0		ns
toshl	Output to Output Skew		1.0					ns
t <sub>OSLH</sub>	(Note 8)		1.0					115

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C	Units
,ze.	- u.u	00	(V)	Typical	00
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30pF, V_I = 2.5V, V_{IL} = 0V$	2.5	0.6	V
$V_{OLV}$	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30pF, V_I = 2.5V, V_{IL} = 0V$	2.5	-0.6	V

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open, V <sub>I</sub> = 0V or V <sub>CC</sub>	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V, V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$	25	pF

# AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C<sub>L</sub> includes probe and jig capacitance)


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3 \pm 0.3V$
	$V_{CC}$ x 2 at $V_{CC}$ = 2.5 ± 0.2V
$t_{PZH}, t_{PHZ}$	GND




**Waveform for Inverting and Non-Inverting Functions** 




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and  $t_{\text{rec}}$  Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic





FIGURE 2. Waveforms (Input Characteristics; f = 1 MHz,  $t_r = t_f = 3 \text{ns}$ )

Symbol	V <sub>CC</sub>					
Cymbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V			
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2			
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2			
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V			
V <sub>y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V			

# Schematic Diagram Generic for LCX Family




# **Tape and Reel Specification**

#### Tape Format for DQFN

Package	Tape	Number	Cavity	Cover Tape Status	
Designator	Section	Cavities	Status		
	Leader (Start End)	125 (typ)	Empty	Sealed	
BQX	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

#### TAPE DIMENSIONS inches (millimeters)



#### NOTES: unless otherwise specified

- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.

- 1. Cummulative prich for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 2. Smallest allowable bending radius.

  3. Thru hole inside cavity is centered within cavity.

  4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.


  5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.

  6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.


  7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.


  8. Controlling dimension is millimeter. Diemension in inches rounded.

#### **REEL DIMENSIONS** inches (millimeters)





Tape Size	Α	В	С	D	N	W1	W2
12 mm	13.0	0.059	0.512	0.795	2.165	0.488	0.724
	(330.0)	(1.50)	(13.00)	(20.20)	(55.00)	(12.4)	(18.4)







20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B





#### LAND PATTERN RECOMMENDATION





7° TYP

GAGE PLANE

SEATING PLANE

DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.


M20DRevB1

DETAIL A

Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

0°-8° TYP

0.60±0.15




#### NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AC
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP020BrevA

Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm Package Number MLP020B



20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20



NOTES:

- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND THE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

DETAIL A

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use

provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete Not In Production		This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.			