

SONY

CXD2424R

Timing Generator for Progressive Scan CCD Image Sensor

Description

The CXD2424R is an IC developed to generate the timing pulses required by the Progressive Scan CCD image sensors as well as signal processing circuits.

Features

- CCIR support
- Electronic shutter function
- Random trigger shutter function
- Sync signal generator
- Supports external synchronization
- Supports non-interlaced operation
- Base oscillation 1888fh (29.5MHz)

Applications

Progressive Scan CCD cameras


Structure

Silicon gate CMOS IC

Applicable CCD Image Sensors

ICX075AL, ICX075AK

64 pin LQFP (Plastic)



Absolute Maximum Ratings


- Supply voltage V_{DD} $V_{SS} - 0.5$ to $+7.0$ V
- Input voltage V_i $V_{SS} - 0.5$ to $V_{DD} + 0.5$ V
- Output voltage V_o $V_{SS} - 0.5$ to $V_{DD} + 0.5$ V
- Operating temperature T_{opr} -20 to $+75$ °C
- Storage temperature T_{stg} -55 to $+150$ °C

Recommended Operating Conditions


- Supply voltage V_{DD} 4.75 to 5.25 V
- Operating temperature T_{opr} -20 to $+75$ °C



Block Diagram



Pin Configuration



Pin Description

| Pin No. | Symbol | I/O | Description |
|---------|--------|-----|---|
| 1 | OSCO | O | Inverter output for oscillation. |
| 2 | OSCI | I | Inverter input for oscillation. |
| 3 | PS | I | Switching for electronic shutter speed input method. (With pull-down resistor) Low: Parallel input, High: Serial input |
| 4 | ED0 | I | Shutter speed setting. Strobe input for serial mode. (With pull-up resistor) |
| 5 | ED1 | I | Shutter speed setting. Clock input for serial input. (With pull-up resistor) |
| 6 | ED2 | I | Shutter speed setting. Data input for serial input. (With pull-up resistor) |
| 7 | SMD1 | I | Shutter mode setting. (With pull-up resistor) |
| 8 | Vss | — | GND |
| 9 | SMD2 | I | Shutter mode setting. (With pull-up resistor) |
| 10 | TRIG | I | Trigger input for random trigger shutter. |
| 11 | RG | O | Reset gate pulse output. |
| 12 | XSUB | O | CCD discharge pulse output. |
| 13 | XH1 | O | Clock output for CCD horizontal register drive. |
| 14 | XH2 | O | Clock output for CCD horizontal register drive. |
| 15 | XHHG1A | O | Clock output for transfer between CCD horizontal registers. |
| 16 | XHHG1B | O | Clock output for transfer between CCD horizontal registers. |
| 17 | XHHG2 | O | Clock output for transfer between CCD horizontal registers. |
| 18 | XVOG | O | Clock output for transfer from CCD vertical register to CCD horizontal register. |
| 19 | XVHOLD | O | Clock output for adjusting timing of transfer to CCD horizontal register. |
| 20 | TEST1 | O | Test output. Normally open. |
| 21 | TEST2 | O | Test output. Normally open. |
| 22 | XV3 | O | Clock output for CCD vertical register drive. |
| 23 | Vss | — | GND |
| 24 | VDD | — | Power supply. |
| 25 | XV2 | O | Clock output for CCD vertical register drive. |
| 26 | XV1 | O | Clock output for CCD vertical register drive. |
| 27 | XSG | O | CCD sensor charge readout pulse output. |
| 28 | XSHP | O | Precharge level sample-and-hold pulse. |
| 29 | XSHD | O | Data sample-and-hold pulse. |
| 30 | XRS | O | Sample-and-hold pulse. |
| 31 | TEST3 | O | Test output. Normally open. |
| 32 | TEST4 | O | Test output. Normally open. |
| 33 | TEST5 | O | Test output. Normally open. |
| 34 | TEST6 | O | Test output. Normally open. |
| 35 | TEST7 | I | Test input. Set at Low in normal operation. (With pull-down resistor) |

| Pin No. | Symbol | I/O | Description |
|---------|-----------------|-----|---|
| 36 | EXT | I | Internal synchronization/external synchronization switching. (With pull-down resistor) Low: Internal synchronization, High: External synchronization |
| 37 | REND | I | Normal reset/direct reset switching. (With pull-down resistor) Low: Normal reset, High: Direct reset |
| 38 | REVH | I | V reset/HV reset switching. (With pull-down resistor) Low: V reset, High: HV reset |
| 39 | OCTL | I | O2FH output control. (With pull-down resistor) Low: No output, High: Output |
| 40 | Vss | — | GND |
| 41 | RDM | I | Normal operation/random trigger shutter switching. (With pull-down resistor) Low: Normal operation, High: Random trigger shutter |
| 42 | RM | I | Switching for output mode. (With pull-down resistor) Low: Non-interlaced, High: Interlaced |
| 43 | XCPDM | O | Clamp pulse output. |
| 44 | XCPOB | O | Clamp pulse output. |
| 45 | PBLK | O | Blanking cleaning pulse output. |
| 46 | ID | O | Line identification output. |
| 47 | WEN | O | Write enable output. |
| 48 | TEST8 | I | Test input. (With pull-down resistor) |
| 49 | CL | O | fck clock output. (0°) |
| 50 | CLD | O | fck clock output. (180°) |
| 51 | O2FH | O | 2 fH output. |
| 52 | NC | — | |
| 53 | FLD | O | Field pulse output. |
| 54 | BLK | O | Composite blanking output. |
| 55 | Vss | — | GND |
| 56 | V _{DD} | — | Power supply. |
| 57 | SYNC | O | Composite sync output. |
| 58 | HDI | I | Horizontal sync signal input. |
| 59 | VDI | I | Vertical sync signal input. |
| 60 | HDO | O | Horizontal sync signal output. |
| 61 | VDO | O | Vertical sync signal output. |
| 62 | HRI | I | Horizontal reset signal input. |
| 63 | VRI | I | Vertical reset signal input. |
| 64 | CKI | I | 2 fck clock input. |

Electrical Characteristics**DC Characteristics**(V_{DD} = 4.75 to 5.25V, T_{opr} = -20 to +75°C)


| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
|--|------------------|---|-----------------------|------|--------------------|------|
| Supply voltage | V _{DD} | | 4.75 | 5.0 | 5.25 | V |
| Input voltage 1 (Input pins other than those below) | V _{IH1} | | 0.7V _{DD} | | | V |
| | V _{IL1} | | | | 0.3V _{DD} | V |
| Input voltage 2 (Pins 7, 9, 10, 58, 59, 62, 63, and 64) | V _{IH2} | | 0.7V _{DD} | | | V |
| | V _{IL2} | | | | 0.3V _{DD} | V |
| Output voltage 1 (Output pins other than those below) | V _{OH1} | I _{OH} = -2mA | -0.8 | | | V |
| | V _{OL1} | I _{OL} = 4mA | | | 0.4 | V |
| Output voltage 2 (Pins 28, 29, 30, 31, 32, 33, 34, 49 and 50) | V _{OH2} | I _{OH} = -4mA | -0.8 | | | V |
| | V _{OL2} | I _{OL} = 8mA | | | 0.4 | V |
| Output voltage 3 (Pins 11, 13, and 14) | V _{OH3} | I _{OH} = -12mA | V _{DD} - 0.8 | | | V |
| | V _{OL3} | I _{OL} = 12mA | | | 0.4 | V |
| Output voltage 4 (Pin 1) | V _{OH4} | I _{OH} = -12mA | V _{DD} /2 | | | V |
| | V _{OL4} | I _{OL} = 12mA | | | V _{DD} /2 | V |
| Feedback resistor | R _{FB} | V _{IN} = V _{SS} or V _{DD} | 250k | 1M | 2.5M | Ω |
| Pull-up resistor | R _{PU} | V _{IL} = 0V | | 50k | | Ω |
| Pull-down resistor | R _{PD} | V _{IN} = V _{DD} | | 50k | | Ω |
| Current consumption | I _{DD} | V _{DD} = 5V ICX075AL in normal operating state | | 40 | | mA |

I/O Pin Capacitances(V_{DD} = V = 0V, f_m = 1MHz)

| Item | Symbol | Min. | Typ. | Max. | Unit |
|------------------------|------------------|------|------|------|------|
| Input pin capacitance | C _{IN} | — | — | 9 | pF |
| Output pin capacitance | C _{OUT} | — | — | 11 | pF |

AC Characteristics


1) Phase characteristics of XH1, RG, XSHP, XSHD, XRS, CL, and CLD



($V_{DD} = 5.0V$, $T_{opr} = 25^{\circ}C$, Load capacity of CL and CLD = 30pF, Load capacity of XH1, XSHP, XSHD, XRS, and RG = 10pF)

| Symbol | Definition | Typ. | Unit |
|----------|--|------|------|
| t_{CK} | CK cycle | 35 | ns |
| tpd1 | XH1 rising delay, activated by the falling edge of CK | 8 | ns |
| tpd2 | XH1 falling delay, activated by the falling edge of CK | 9 | ns |
| tpd3 | RG falling delay, activated by the rising edge of CK | 11 | ns |
| tpd4 | RG rising delay, activated by the falling edge of CK | 15 | ns |
| tpd5 | XSHP falling delay, activated by the rising edge of CK | 18 | ns |
| tpd6 | XSHP rising delay, activated by the falling edge of CK | 18 | ns |
| tpd7 | XSHD falling delay, activated by the rising edge of CK | 20 | ns |
| tpd8 | XSHD rising delay, activated by the falling edge of CK | 11 | ns |
| tpd9 | XRS falling delay, activated by the falling edge of CK | 17 | ns |
| tpd10 | XRS rising delay, activated by the rising edge of CK | 15 | ns |
| tpd11 | CL falling delay, activated by the rising edge of CK | 32 | ns |
| tpd12 | CL rising delay, activated by the rising edge of CK | 0 | ns |
| tpd13 | CLD falling delay, activated by the rising edge of CK | 26 | ns |
| tpd14 | CLD rising delay, activated by the falling edge of CK | 20 | ns |

Waveform Characteristics of XH1 and RG




(V_{DD} = 5.0V, Topr = 25°C, Load capacity of XH1 = 10pF, Load capacity of RG = 10pF)

| Symbol | Definition | Typ. | Unit |
|-----------|---------------|------|------|
| t_{rH1} | XH1 rise time | 2 | ns |
| t_{fH1} | XH1 fall time | 3 | ns |
| t_{rRG} | RG rise time | 2 | ns |
| t_{fRG} | RG fall time | 2 | ns |

- In the normal reset mode, the signal output is reset to ODD or EVEN field depending on the input timing of the vertical reset signal as shown in the figure below.


Field identification



| Symbol | Definition | Specified value | Unit |
|--------|----------------------------|-----------------|------|
| tp1 | Range of resetting to ODD | 22.0 | μs |
| tp2 | Range of resetting to EVEN | 31.8 | μs |
| tp3 | Range of resetting to ODD | 9.8 | μs |
| tp4 | Prohibited area | 200 | ns |
| tp5 | Prohibited area | 200 | ns |

- In the direct reset mode, the signal output is reset to ODD or EVEN field depending on the input timing of the vertical reset signal as shown in the figure below.

Field identification



| Symbol | Definition | Specified value | Unit |
|--------|----------------------------|-----------------|------|
| tp1 | Range of resetting to ODD | 22.0 | μs |
| tp2 | Range of resetting to EVEN | 31.8 | μs |
| tp3*1 | Range of resetting to ODD | — | μs |
| tp4 | Prohibited area | 200 | ns |
| tp5 | Prohibited area | 200 | ns |

*1 In the direct reset mode, the cycle of HD can be arbitrary. Therefore, tp3 is not specified.


Description of Operation

1. Mode Control

| Symbol | Pin No. | L | H | Remarks |
|--------|---------|--------------------------|--------------------------|---------------------------------------|
| RM | 42 | 1/25s non-interlaced | 1/50s interlaced | |
| RDM | 41 | Normal operation | Random trigger shutter | |
| PS | 3 | Parallel | Serial | Electronic shutter speed input method |
| EXT | 36 | Internal synchronization | External synchronization | |
| REND | 37 | Normal reset | Direct reset | |
| REVH | 38 | V reset | HV reset | |

2. Mode Relationships

| | | | | | | | | |
|------|--------------------------|------------------------|--------------------------|----------|--------------------------|------------------------|--------------------------|----------|
| RM | L | | | | H | | | |
| | 1/25s non-interlaced | | | | 1/50s interlaced | | | |
| EXT | L | | H | | L | | H | |
| | Internal synchronization | | External synchronization | | Internal synchronization | | External synchronization | |
| RDM | L | H | Normal operation | | L | H | Normal operation | |
| | Normal operation | Random trigger shutter | | | Normal operation | Random trigger shutter | | |
| REND | Direct reset | | Direct reset | | L | H | Normal reset | |
| | | | | | Normal reset | Direct reset | | |
| REVH | V reset | | L | H | V reset | | L | H |
| | | | V reset | HV reset | | | V reset | HV reset |

 : Disabled

3. Electronic Shutter

<Shutter Modes>

| SMD1 | SMD2 | |
|------|------|--|
| L | L | Flickerless: Eliminates fluorescent frequency-induced flicker. |
| L | H | High-speed shutter: Shutter speed faster than 1/50 |
| H | L | Low-speed shutter: Shutter speed slower than 1/50 |
| H | H | No shutter operation |

<Shutter Mode and Speed Setting Method>

PS = Low : Parallel input; set by ED0 to ED2, SMD1, and SMD2.

PS = High : Serial input; set by inputting ED0 (strobe), ED1 (clock), and ED2 (data) to each pin.


3-1. Parallel input

Shutter Speed Compatibility Chart

| Mode | PS | SMD1 | SMD2 | ED0 | ED1 | ED2 | Shutter speed |
|--------------------|----|------|------|-----|-----|-------|---------------|
| OFF | L | H | H | X | X | X | Shutter off |
| Flickerless | L | L | L | X | X | X | 1/120 (s) |
| High-speed shutter | L | L | H | H | H | H | 1/50 (s) |
| | L | L | H | L | H | H | 1/125 (s) |
| | L | L | H | H | L | H | 1/250 (s) |
| | L | L | H | L | L | H | 1/500 (s) |
| | L | L | H | H | H | L | 1/1000 (s) |
| | L | L | H | L | H | L | 1/2000 (s) |
| | L | L | H | H | L | L | 1/4000 (s) |
| Low-speed shutter | L | L | H | L | L | L | 1/10000 (s) |
| | L | H | L | H | H | H | 2FLD |
| | L | H | L | L | H | H | 4FLD |
| | L | H | L | H | L | H | 6FLD |
| | L | H | L | L | L | H | 8FLD |
| | L | H | L | H | H | L | 10FLD |
| | L | H | L | L | H | L | 12FLD |
| | L | H | L | H | L | L | 14FLD |
| L | H | L | L | L | L | 16FLD | |


3-2. Serial input

- For serial input (PS = High), SMD1 and SMD2 bits within ED2 (DATA) take priority over SMD1 (Pin 7) and SMD2 (Pin 9) pins as SMD1 and SMD2 (shutter mode control). In this case, control by SMD1 and SMD2 pins is invalid.



ED2 data is latched to the register at the rise of ED1, and transferred to the within at the rise of ED0.

AC Characteristics



| Symbol | Definition | Min. | Max. |
|--------|---|------|------|
| ts2 | ED2 set-up time, activated by the falling edge of ED1 | 20ns | — |
| th2 | ED2 hold time, activated by the rising edge of ED1 | 20ns | — |
| ts1 | ED1 rising set-up time, activated by the rising edge of ED0 | 20ns | — |
| tw0 | ED0 pulse width | 20ns | 50μs |
| ts0 | ED0 rising set-up time, activated by the rising edge of ED1 | 20ns | — |
| tw1 | ED1 pulse width (serial input) | 20ns | — |

3-3. Shutter speed calculation formula

High-speed shutter

$$T = [312_{10} - (1FF_{16} - L_{16})] \times 64 + 35.6 \text{ (}\mu\text{s)}$$

(*L₁₆ = Load value)

| Load value | Shutter speed | Calculated value |
|-------------------|---------------|------------------|
| 0C8 ₁₆ | 1/10000 | 1/10040 |
| 0CA ₁₆ | 1/4000 | 1/4394 |
| 0CE ₁₆ | 1/2000 | 1/2068 |
| 0D6 ₁₆ | 1/1000 | 1/1004 |
| 0E6 ₁₆ | 1/500 | 1/495 |
| 105 ₁₆ | 1/250 | 1/250 |
| 143 ₁₆ | 1/125 | 1/125 |
| 149 ₁₆ | 1/120 | 1/120 |

Low-speed shutter

$$N = 2 \times (1FF_{16} - L_{16}) \text{ FLD}$$

However, "FF" cannot be used as the load value.

| Load value | Shutter speed (FLD) |
|-------------------|---------------------|
| 1FE ₁₆ | 2 |
| 1FD ₁₆ | 4 |
| : | : |
| 101 ₁₆ | 508 |
| 100 ₁₆ | 510 |


Note) In case of starting with serial input setting (PS = H), be sure to transfer shutter speed data in the range of specification after power is turned on, and then use it.

4. Random Trigger Shutter

The random trigger shutter is different from the conventional electronic shutter in that the exposure beginning can be freely set. The exposure period (shutter speed) can be set as with the conventional electronic shutter. In this mode, XSUB rises for each 1H, and the charge stored in the sensor is discharged. Because the V clock (XV1 to XV3) is continuously operating, any unneeded charge in the vertical CCD is eliminated. XSG pulse is stopped until the external trigger is detected. The image cannot be monitored until the external trigger is detected and the signal is read out.

When an external trigger is input in this state, HD is forcibly reset when the trigger falls, and XSUB falls once to clear the charge and then halts. XV1 to XV3, XCPDM, XCPOB, and PBLK are reset with HD. From this point, exposure begins, and after the preset exposure period has passed, the XSG pulse falls, the charge is transferred from the sensor to the vertical CCD, and exposure ends. The XSG pulse falls with the time set as in conventional electronic shutters, regardless of VD. Because HD is reset, the exposure period is accurate in 1H units. The WEN pulse is generated synchronously with the XSG pulse. As the WEN pulse specifies the signal start, it can be used as the sync signal for writing image data into the frame memory.

In the random trigger shutter mode, V-direction functions of a sync signal generator are halted. As a result, sync signals VD and FLD are also halted.



5. External Synchronization - Reset

HD and VD are reset to synchronize with the external sync signal.

Resetting is done to synchronize a plural number of camera systems whose clock frequencies are the same. There are two reset inputs: HRI and VRI. When their falling edge is detected, resetting is carried out. The CXD2424R has two reset modes: normal reset and direct reset. Details of the reset modes are described in the following pages.

In the 1/25s non-interlaced readout mode, the normal reset mode is not supported, and although the direct reset mode is supported, the field is not identified.



5-1. Normal reset

In the normal reset mode, the reset signal is input for resetting, and the sync signal is output continuously from that time. Only the mode which resets both HD and VD (HV reset) is supported, and the mode which does not accept the HD reset (V reset) is not supported.


When the H reset signal HRI is continuously with an H cycle, resetting is triggered at the first falling edge, and after that point no resets are triggered at edges unless HD after resetting exceeds 2bits (136ns) on the internal clock. In other words, the HRI input jitter is absorbed when it is up to 136 ns. The HRI minimum reset pulse width is 0.3μs.

In the V direction, counting begins from VRI fall, and V is reset to cause VDO to fall after 312.5 – 3 = 309.5H. The VRI minimum reset pulse width is 2H.

Resetting is done for ODD or EVEN field, depending on the input timing of the V reset signal. The identification timing is shown in Electrical Characteristics.



H reset



5-2. Direct reset

In the direct reset mode, when the reset signal is input for resetting, a sync signal is output, but there is no continuous output.


There are two direct reset modes: one to direct reset VD only, and one to reset both HD and VD. (However, note that even for V reset, the HD signal is acceptable and the reset timing is the same as in normal reset mode.) In both modes, the VD reset timing is the same.

When the external input V reset signal VRI fall is detected, a judgment is made as to ODD or EVEN. If ODD, V is reset to cause VDO to fall simultaneously in the middle of HD, and if EVEN, V is reset to cause VDO to fall simultaneously with HD fall. VRI requires a minimum pulse width of 2H.




H direct reset detects the fall of H reset signal HRI, and resets H so that HDO falls at the next CL falling edge. The minimum HRI reset pulse width is 0.3 μ s.

Resetting is done for ODD or EVEN field, depending on the input timing of the V reset signal. The identification timing is shown in Electrical Characteristics.




5-2-1. V reset




5-2-2. HV reset (1/50s interlaced readout mode)




5-2-3. HV reset (1/25s non-interlaced readout mode)




Timing Chart (1) <Vertical direction> 1/50s interlaced readout (RM = High)




Timing Chart (2) <Vertical direction> 1/25s non-interlaced readout (RM = Low)




Timing Chart (3) <Horizontal direction> 1/50s interlaced readout (RM = High)




Timing Chart (4) <Horizontal direction> 1/25s non-interlaced readout (RM = Low)




Timing Chart (5) <V2/V3 simultaneous readout timing> 1/50s interlaced (RM = High)




Timing Chart (6) <V2/V3 simultaneous readout timing> 1/25s non-interlaced (RM = Low)




Timing Chart (7) <High-speed phase>



Timing Chart (8) <SG vertical direction>



Timing Chart (9) <SG horizontal direction>




Setting Up during Power ON


During power on, after setting random trigger shutter mode once, switch to normal operation mode, and then use it. To be concrete, control supply voltage of two pins as shown below. The period to set random trigger shutter mode must be 1 clock (68ns) or more.

| Pin No. | Symbol | during power on | Supply voltage of pin |
|---------|-------------------------------|----------------------------------|-----------------------------|
| 7 | SMD1 (with pull-up resistor) | Low | → High |
| 41 | RDM (with pull-down resistor) | High (random trigger shutter) | → Low (normal operation) |

<Timing Example>




Application Circuit (1/60s interlaced, internal synchronization, normal continuous operation)



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm

64PIN LQFP (PLASTIC)



NOTE: Dimension "*" does not include mold protrusion.

DETAIL A

PACKAGE STRUCTURE

| | |
|------------|----------------|
| SONY CODE | LQFP-64P-L01 |
| EIAJ CODE | LQFP064-P-1010 |
| JEDEC CODE | — |

| | |
|------------------|--------------------------|
| PACKAGE MATERIAL | EPOXY RESIN |
| LEAD TREATMENT | SOLDER/PALLADIUM PLATING |
| LEAD MATERIAL | 42/COPPER ALLOY |
| PACKAGE MASS | 0.3g |