



# CXD3519TQ

# **Reference Voltage and Driver IC for LCD**

#### Description

The CXD3519TQ is suitable IC for applying reference voltage for gamma correction which is necessary for TFT liquid crystal display. This IC has a built-in 9 channels of rail-to-rail buffer circuit which enables 2-input switch and a common driver circuit.

#### Features


- Built-in 9 channels of rail-to-rail buffer circuit
- Built-in common driver circuit
- Current consumption: 3.6mA (typ.)
- Package: 48-pin TQFP

#### Structure

CMOS IC

#### Applications

Small liquid crystal monitor



#### Absolute Maximum Ratings (Ta = 25°C)

- Supply voltage VDD Vss 0.3 to +6.0 V
- Input pin voltage VI Vss -0.3 to Vpd +0.3 V
- Storage temperature Tstg -55 to +150 °C
- Allowable power dissipation (Ta ≤ 85°C)


PD 220 mW

#### **Operating Conditions**

- Supply voltage VDD 4.5 to 5.5 (5.0 typ.) V
- Operating temperature
  - Topr -35 to +85 °C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Block Diagram**



#### **Pin Description**

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1	VH3	0.5 to 4.0V		DC input when SW is high.
2	VL3	─ (max.: 2.0Vp-p)		DC input when SW is low.
3	VH2			DC input when SW is high.
4	VL2			DC input when SW is low.
5	VH1			DC input when SW is high.
6	VL1			DC input when SW is low.
7	VH0		VH (5)(30)	DC input when SW is high.
8	VL0			DC input when SW is low.
26	VH8	- 0.2 to 4.8V		DC input when SW is high.
27	VL8			DC input when SW is low.
28	VH7			DC input when SW is high.
29	VL7		VL 6 31	DC input when SW is low.
30	VH6			DC input when SW is high.
31	VL6			DC input when SW is low.
32	VH5			DC input when SW is high.
33	VL5	0.5 to 4.0V	GND —	DC input when SW is low.
34	VH4	─ (max.: 2.0Vp-p)		DC input when SW is high.
35	VL4			DC input when SW is low.
45	V0			V0 output.
44	V1			V1 output.
18	V2	0.2 to 4.8V		V2 output.
39	V6	0.2 10 4.6 V		V6 output.
22	V7			V7 output.
21	V8			V8 output.
17	V3			V3 output.
41	V4	0.5 to 4.0V		V4 output.
40	V5			V5 output.
9	SW		VDD (9)	Input switch. For V0 to V8 output, VL is output for low; VH for high. For COMOUT output, VDD level is output for low; GND level for
10	SW			high. Also, Pins 9 and 10 are connected internally. Input the same signal, or input one signal and leave the other signal open.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
14	COMOUT		COMOUT (14)	COM output.
15	Vdd	5.0V		5V power supply.
19	Vdd	5.0V		5V power supply.
43	Vdd	5.0V		5V power supply.
11	GND			GND.
16	GND			GND.
23	GND			GND.
38	GND			GND.
46	GND			GND.
12	NC			No connected.
13	NC			No connected.
20	NC			No connected.
24	NC			No connected.
25	NC			No connected.
36	NC			No connected.
37	NC			No connected.
42	NC			No connected.
47	NC			No connected.
48	NC			No connected.

#### Note)

• GND

Make sure that Pins 11, 16, 23, 38 and 46 are connected to GND potential, and do not release them.

• Decoupling capacitor

Locate decoupling capacitor connected between power supply and GND as near IC pin as possible.

• Design VH and VL input pins not to have capacity.


# **Electrical Characteristics**

 $(Ta = 25^{\circ}C, VDD = 5V)$ 


					(14	= 25 C, VDD	- 5 ()
No.	Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
1	Current consumption	Icc	Input voltage = 2.5V, No load	—	3.6	6.0	mA
2	VH, VL input current high	Ін	Input voltage = 4.8V	-0.1		0.1	μA
3	VH, VL input current low	lı∟	Input voltage = 0.2V	-0.1		0.1	μA
4	SW input current high	lіsн	Input voltage = 5V	-10	—	10	μA
5	SW input current low	lıs∟	Input voltage = 0V	-10		10	μA
6	VREF voltage gain	AV	Input voltage = 0.2 to 4.8V	0.985		_	V/V
7	SW input voltage high	Vін		2.0		_	V
8	SW input voltage low	Vi∟			—	0.8	V
9	VREF output voltage high	Vон	ISOURCE = 10mA	Vdd - 1.0			V
10	VREF output voltage low	Vol	ISINK = 10mA		—	GND + 1.0	V
11	COMOUT output voltage high	Vсон	ISOURCE = 10mA	Vdd - 0.1	—		V
12	COMOUT output voltage low	Vcol	ISINK = 10mA	_		GND + 0.1	V
13	VREF offset voltage	Voff			—	20	mV
14	VREF (V0, 1, 2, 6, 7, 8) load regulation 1	ΔVo1	Input voltage = 0.2 to 4.8V ISOURCE = 10mA ISINK = 10mA		±5	±10	mV
15	VREF (V3, 4, 5) load regulation 2	ΔVo2	Input voltage = 0.5 to 4.0V ISOURCE = 10mA ISINK = 10mA	_	±7	±14	mV
16	Setting time 1	ts1	Measurement circuits 1, 2	—	_	10	μs
		ts2					
17		ts3	Magazina mant aircuit 0	—	_	6	μs
	Setting time 2	ts4	Measurement circuit 3				
18	Output impedance	Rimp	V0 – V8		15		Ω

#### **Measurement Circuits**


#### **Measurement circuit 1**




#### **Measurement circuit 2**




#### **Measurement circuit 3**






#### **Application Circuit**




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

-7-

Package Outline Unit: mm



## 48PIN TQFP (PLASTIC)



SONY CODE	TQFP-48P-L061
EIAJ CODE	P-TQFP48-7X7-0.5
JEDEC CODE	

# PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
TERMINAL TREATMENT	SOLDER PLATING
TERMINAL MATERIAL	COPPER ALLOY
PACKAGE MASS	0.15g

#### LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
LEAD TREATMENT	Sn-Pb 10%
LEAD TREATMENT THICKNESS	5-18µm