



CXP82712/82716

CMOS 8-bit Single Chip Microcomputer


Description

The CXP82712/82716 microcomputer is composed of a 8-bit CPU, ROM, RAM, and I/O ports. These chips feature many other high-performance circuits in a single-chip CMOS design, including an A/D converter, serial interface, timer/counter, time base timer, fluorescent display controller/driver, remote control receiver, PWM output circuit and 32kHz timer/counter.

This device also includes sleep/stop functions which can be used to achieve low power consumption.

Features


- Instruction set which supports a wide array of data types
 - 213 types of instructions which include 16-bit calculations, multiplication and division arithmetic, and boolean bit operations.
- Minimum instruction cycle 400ns for 10MHz, 122 μ s for 32kHz operation
- On-chip ROM 12K bytes (CXP82712)
16K bytes (CXP82716)
- On-chip RAM 448 bytes (Including fluorescent display data area)
- Peripheral functions
 - A/D converter 8-bit, 8-channel, successive approximation system (conversion rate 32 μ s/10MHz)
 - Serial interface On-chip 8-bit, 8-stage FIFO (1 to 8 bytes auto transfer), 1 circuit 2-channel
 - Timers 8-bit timer
8-bit timer/counter
19-bit time base timer
32kHz timer/counter
 - Fluorescent display controller/driver 24 high voltage tolerance output ports
Maximum of 144 segments display available
1 to 16 digits dynamic display
Dimmer function
High voltage tolerance output (40V)
On-chip pull-down resistor (Mask option)
Hardware key scan function (Maximum of 8 × 8 key matrix available)
 - Remote control receiver circuit On-chip 6-stage FIFO 8-bit pulse measurement counter
 - PWM output 8-bit, 1-channel
- Interruption 13 factors, 13 vectors, multi-interruption possible
- Standby mode Sleep/stop
- Package 64-pin plastic SDIP
- Piggyback/evaluator CXP82700 64-pin ceramic SDIP




Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Pin Assignment (Top View)

Note) 1. NC (Pin 3) is always connected to V_{DD}.

2. PH0/TX (Pin 1) is input port during port selection;
oscillation output during oscillation selection

Pin Description

Symbol	I/O	Functions	
PA0/AN0 to PA7/AN7	I/O/Analog Input	(Port A) 8-bit I/O port. I/O can be set in a bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)
PB0/CS1	I/O/Input	(Port B) 8-bit I/O port. I/O can be set in a bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Chip select input for serial interface (CH1).
PB1/CS0	I/O/Input		Chip select input for serial interface (CH0).
PB2/SCK0	I/O/I/O		Serial clock I/O (CH0).
PB3/SI0	I/O/Input		Serial data input (CH0).
PB4/SO0	I/O/Output		Serial data output (CH0).
PB5/SCK1	I/O/I/O		Serial clock I/O (CH1).
PB6/SI1	I/O/Input		Serial data input (CH1).
PB7/SO1	I/O/Output		Serial data output (CH1).
PC0/KR0 to PC7/KR7	I/O/Input	(Port C) 8-bit I/O port. I/O can be set in a bit unit. Capable of driving 12mA sink current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Key return input for FDP segment signal which performs key scanning.
PE0/INT0/ EC0	Input/Input/ Input	(Port E) Lower 5 bits are for inputs; upper 2 bits are for outputs. (7 pins)	External event input to timer/counter. (1 pin)
PE1/INT1	Input/Input		External interrupt requests. (4 pins)
PE2/INT2	Input/Input		Non-maskable interruption request input.
PE3/INT3/ NMI	Input/Input/ Input		Input for remote control receiver circuit.
PE4/RMC	Input/Input		8-bit PWM output.
PE5/PWM	Output/Output		Output for timer/counter rectangular waveform and 32kHz oscillation frequency division.
PE6/ADJ/TO	Output		





Symbol	I/O	Functions	
PF5/S13 to PF7/S15	Output/Output	(Port F) 3-bit output port. (3 pins)	Segment signal output for FDP.
S16 to S20	Output	Segment signal output for FDP.	
T8/S28 to T15/S21	Output/Output	Dual purpose output for FDP timing and segment signals.	
T0 to T7	Output	Timing signal output for FDP.	
V _{FDP}		Provides voltage for FDP when on-chip resistor is selected under mask option.	
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.	
XTAL	Output		
PH1/TEX	Input/Input	(Port H) 2-bit input port. (2 pins)	Crystal connectors for 32kHz timer/counter clock oscillation circuit. Connect a 32kHz crystal oscillator between TEX and TX. For usage as event input, connect clock oscillation source to TEX, and leave TX open.
PH0/TX	Input/Output		
RST	Input	System reset pin of active "L" level. RST is input pin.	
NC		NC. Under normal operating conditions, connect to V _{DD} .	
V _{DD}		Vcc supply.	
V _{ss}		GND	

I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	<p>Port A</p> <p>Pull-up resistor "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus ← RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter ←</p> <p>IP Input protection circuit</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z
PB0/CS1 PB1/CS0 PB3/SI0 PB6/SI1 4 pins	<p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus ← RD (Port B)</p> <p>CS0 CS1 SI0 SI1</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	<p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>SCK OUT</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus ← RD (Port B)</p> <p>SCK in ←</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 PB7/SO1 2 pins	<p>Port B</p> <p>The circuit for Port B includes a pull-up resistor, SO (Output enable), Port B output selection, Port B data, Port B direction, RD (Port B), and a data bus. A note indicates that pull-up transistors are approximately 100kΩ.</p>	Hi-Z
PC0/KR0 to PC7/KR7 8 pins	<p>Port C</p> <p>The circuit for Port C includes a pull-up resistor, Port C data, Port C direction, RD (Port C), Key input signal, and a data bus. Notes indicate large current drive of 12mA is possible and pull-up transistors are approximately 100kΩ.</p>	Hi-Z
PE0/EC/INT0 PE1/INT1 PE2/INT2 PE3/INT3/NMI PE4/RMC 5 pins	<p>Port E</p> <p>The circuit for Port E includes a Schmitt input, IP, and a data bus. It also includes EC/INT0, INT1, INT2, INT3/NMI, RMC, and Data bus outputs.</p>	Hi-Z

Pin	Circuit format	When reset
PE5/PWM 1 pin	<p>Port E</p> <p>The circuit shows Port E output selection logic. It includes a multiplexer (MPX) controlled by ADJ16K and ADJ2K, and Port E data. The output of the MPX is connected to an inverter. The inverter's output is connected to a second inverter, which is part of a larger logic chain involving AND and OR gates. A feedback line from the output goes back to the MPX. The RD (Port E) signal is also connected to the logic. A Data bus connection is shown at the bottom.</p>	High level
PE6/TO/ADJ 1 pin	<p>Port H</p> <p>The circuit shows Port H output selection logic. It includes a multiplexer (MPX) controlled by TO, ADJ16K, and ADJ2K, and Port E data. The output of the MPX is connected to an inverter. The inverter's output is connected to a second inverter, which is part of a larger logic chain involving AND and OR gates. A feedback line from the output goes back to the MPX. The RD (Port E) signal is also connected to the logic. A Data bus connection is shown at the bottom. A note states: * ADJ signals are frequency division outputs for 32kHz oscillation frequency adjustment. ADJ2K provides usage as buzzer output.</p>	High level High level with 150kΩ resistor when reset
PF5/S13 to PF7/S15 3 pins	<p>Port F</p> <p>The circuit shows Port F output selection logic. It includes Segment output data, Output selection control signal ("0" when reset), and Port F data. The output of the logic is connected to a high voltage tolerance transistor. This transistor is connected to a pull-down resistor and a VFDP input. A mask option (OP) is also present. A feedback line from the output goes back to the logic. The RD (Port F) signal is also connected to the logic. A Data bus connection is shown at the bottom.</p>	Hi-Z or Low level When PD resistor is connected

Pin	Circuit format	When reset
S16 to S20 T15/S21 to T8/S28 T0 to T7 21 pins		Hi-Z or Low level When PD resistor is connected
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> Diagram shows circuit construction for oscillation. During stop feedback resistor is disconnected. At this time XTAL pin outputs "H" level. 	Oscillation
PH1/TEX PH0/TX 2 pins		Oscillation halted port input
RST 1 pin		Low level

Absolute Maximum Ratings(V_{SS} = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
Input voltage	V _{IN}	-0.3 to +7.0* ¹	V	
Output voltage	V _{OUT}	-0.3 to +7.0* ¹	V	
Display output voltage	V _{OD}	V _{DD} - 40 to V _{DD} + 0.3	V	As P channel transistor is open drain, V _{DD} voltage is determined as standard.
High level output current	I _{OH}	-5	mA	Other than display output pins* ² : per pin
	I _{ODH1}	-15	mA	Display output S13 to S20: per pin
	I _{ODH2}	-35	mA	Display output T0 to T7, T8/S28 to T15/S21: per pin
High level total output current	ΣI_{OH}	-40	mA	Total of pins other than display output pins
	ΣI_{ODH}	-100	mA	Total of display output pins
Low level output current	I _{OL}	15	mA	Port 1 pin
	I _{OLC}	20	mA	Large current port* ³ : per pin
Low level total output current	ΣI_{OL}	100	mA	Entire pin total
Operating temperature	T _{OPR}	-20 to +75	°C	
Storage temperature	T _{STG}	-55 to +150	°C	
Allowable power dissipation	P _D	1000	mW	

*¹ V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.

*² Specifies output current of general-purpose I/O ports.

*³ The large current drive transistor is an N-ch transistor of Port C (PC).

Note) If the absolute maximum ratings are exceeded, the LSI could reach permanent breakdown. Also, observing recommended operating conditions is desirable; otherwise, the LSI's reliability could be affected.

Recommended Operating Conditions(V_{ss} = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	High speed mode (1/2, 1/4 dividing clock) guaranteed operation range
		3.5	5.5	V	Low speed mode (1/16 dividing clock) guaranteed operation range
		2.7	5.5	V	Guaranteed operation range with TEX clock
		2.5	5.5	V	Guaranteed data hold operation range during stop
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*1
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input*2
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL pin*3
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*1
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input*2
	V _{ILEX}	-0.3	0.4	V	EXTAL pin*3
Operating temperature	To _{pr}	-20	+75	°C	

*1 All regular input port (PA, PB4, PB7, PC, PH).

*2 For pins RST, CS0, CS1, SCK0, SI0, SI1, SCK1, EC/INT0, INT1, INT2, INT3/NMI, RMC.

*3 Specifies only for external clock input.

Electrical Characteristics**DC Characteristics**

(Ta = -20 to +75°C, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit	
High level output voltage	VOH	PA, PB, PC, PE5, PE6	VDD = 4.5V, IOH = -0.5mA	4.0			V	
			VDD = 4.5V, IOH = -1.2mA	3.5			V	
Low level output voltage	VOL	PC	VDD = 4.5V, IOL = 1.8mA			0.4	V	
			VDD = 4.5V, IOL = 3.6mA			0.6	V	
Input current	I _{IHE}	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	µA	
	I _{IIE}		VDD = 5.5V, VIL = 0.4V	-0.5		-40	µA	
	I _{IHT}	TEX	VDD = 5.5V, VIL = 5.5V	0.1		10	µA	
	I _{ILT}		VDD = 5.5V, VIL = 0.4V	-0.1		-10	µA	
	I _{ILR}	RST ^{*1}	VDD = 5.5V, VIL = 0.4V	-1.5		-400	µA	
	I _{IH}	PA to PC ^{*2}	VDD = 4.5V, VIH = 4.0V	3.3			µA	
	I _{IL}		VDD = 5.5V, VIL = 0.4V			50	µA	
Display output current	IOH	S13 to S20	VDD = 4.5V VOH = VDD - 2.5V	-8			mA	
		S21/T15 to S28/T8 T0 to T7		-20			mA	
Open drain output leak current (P-CH Tr off state)	I _{LOL}	S13 to S20 S21/T15 to S28/T8 T0 to T7	VDD = 5.5V VOL = VDD - 35V VFDP = VDD - 35V			-20	µA	
Pull-down resistor ^{*3}	RL	S13 to S20 S21/T15 to S28/T8 T0 to T7	VDD = 5V VFDP = VDD - 35V	60	100	270	kΩ	
Input/Output leak current	I _{IIZ}	PA to PC ^{*2} , PE0 to PE4 RST ^{*2}	VDD = 5.5V VI = 0, 5.5V			±10	µA	
Supply current ^{*4}	IDD1	VDD	High-speed mode operation (1/2 frequency dividing clock)		20	40	mA	
			VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)					
	IDD2		VDD = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		35	100	µA	
			Sleep mode					
	IDDS1		VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		1.2	8	mA	
			VDD = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)					
	IDDS2		Stop mode VDD = 5.5V, 10MHz termination of 10MHz and 32kHz crystal oscillation.		9	30	µA	
	IDDS3					10	µA	

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	Pins other than S13 to S28, T0 to T7, PE5, PE6, V _{DD} , V _{SS} , V _{FDP}	1MHz clock 0V for pins other than the measured pins		10	20	pF

*1 RST specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

*2 Pins PA to PC specify the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

*3 Applies when the on-chip pull-down resistor is selected under the mask option.

*4 All output pins are left open.




AC Characteristics**(1) Clock timing**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	txL, txH	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise and fall time	tCR, tCF	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	tEH, tEL	EC	Fig. 3	tsys + 50*			ns
Event count input clock rise and fall time	tER, tEF	EC	Fig. 3			20	ms
System clock frequency	fc	TEX TX	VDD = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input clock input pulse width	tTL, tTH	TEX	Fig. 3	10			μs
Event count input clock rise and fall time	tTR, tTF	TEX	Fig. 3			20	ms

* tsys indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

tsys [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied conditions****Fig. 3. Event count clock timing**

(2) Serial transfer

(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 (CS1 ↓ → SCK1) delay time	t _{D_CSK}	SCK0 (SCK1)	Chip select transfer mode (SCK0 (SCK1) = output mode)		1.5t _{sys} + 200	ns
CS0 ↑ → SCK0 (CS1 ↑ → SCK1) float delay time	t _{D_CSKF}	SCK0 (SCK1)	Chip select transfer mode (SCK0 (SCK1) = output mode)		1.5t _{sys} + 200	ns
CS0 ↓ → SO0 (CS1 ↓ → SO1) delay time	t _{D_CSO}	SO0 (SO1)	Chip select transfer mode		1.5t _{sys} + 200	ns
CS0 ↑ → SO0 (CS1 ↑ → SO1) float delay time	t _{D_CSOF}	SO0 (SO1)	Chip select transfer mode		1.5t _{sys} + 200	ns
CS0 (CS1) high level width	t _{WHCS}	CS0 (CS1)	Chip select transfer mode	t _{sys} + 200		ns
SCK0 (SCK1) cycle time	t _{KCY}	SCK0 (SCK1)	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK0 (SCK1) high and low level widths	t _{KH} t _{KL}	SCK0 (SCK1)	Input mode	t _{sys} +100		ns
			Output mode	8000/fc – 50		ns
SI0 (SI1) input setup time (for SCK0 ↑ (SCK1 ↑))	t _{S_IK}	SI0 (SI1)	SCK0 (SCK1) input mode	100		ns
			SCK0 (SCK1) output mode	200		ns
SI0 (SI1) input hold time (for SCK0 ↑ (SCK1 ↑))	t _{K_SI}	SI0 (SI1)	SCK0 (SCK1) input mode	t _{sys} + 200		ns
			SCK0 (SCK1) output mode	100		ns
SCK0 ↓ → SO0 (SCK1 ↓ → SO1) delay time	t _{K_SO}	SO0 (SO1)	SCK0 (SCK1) input mode		t _{sys} + 200	ns
			SCK0 (SCK1) output mode		100	ns

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the SCK0 (SCK1) output mode, SO0 (SO1) output delay time is 50pF + 1TTL.





Fig. 4. Serial transfer timing

(3) A/D converter characteristics ($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $\text{AV}_{REF} = 4.0$ to AV_{DD} , $V_{ss} = \text{AV}_{ss} = 0\text{V}$)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						± 3	LSB
Zero transition voltage	$V_{ZT}^{\ast 1}$		$T_a = 25^\circ\text{C}$ $V_{DD} = 5.0\text{V}$ $V_{ss} = \text{AV}_{ss} = 0\text{V}$	-10	70	150	mV
Full-scale transition voltage	$V_{FT}^{\ast 2}$			4930	5050	5120	mV
Conversion time	t_{CONV}			160/fADC ^{$\ast 3$}			μs
Sampling time	t_{SAMP}			12/fADC ^{$\ast 3$}			μs
Analog input voltage	V_{IAN}	AN0 to AN7		0		V_{DD}	V

**Fig. 5. Definition of A/D converter terms**



- *1 V_{ZT} : Value at which the digital conversion value changes from 00H to 01H and vice versa.
 *2 V_{FT} : Value at which the digital conversion value changes from $FE\text{H}$ to $FF\text{H}$ and vice versa.
 *3 fADC indicates the below values due to the Bit6 (CKS) of A/D control register (address: $00F9\text{H}$) and the Bit7 (PCK1) and Bit6 (PCK0) of clock control register (address: $00FE\text{H}$)

CSK PCK1, 0	0 ($\phi/2$ selection)	1 (ϕ selection)
00 ($\phi = f_{EX}/2$)	$f_{ADC} = fc/2$	$f_{ADC} = fc$
01 ($\phi = f_{EX}/4$)	$f_{ADC} = fc/4$	$f_{ADC} = fc/2$
11 ($\phi = f_{EX}/16$)	$f_{ADC} = fc/16$	$f_{ADC} = fc/8$

(4) Interruption, reset input

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	t_{IH} t_{IL}	INT0 INT1 INT2 INT3 NMI		1		μs
Reset input low level width	t_{RSL}	\overline{RST}		32/fc		μs

**Fig 6. Interruption input timing****Fig. 7. \overline{RST} input timing**

Appendix






Fig. 8. Recommended oscillation circuit

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)
	CSA8.00MTZ	8.00				
	CSA10.0MTZ	10.00				
	CST4.19MGW*	4.19				
	CST8.00MTW*	8.00				(ii)
	CST10.0MTW*	10.00				
RIVER ELETEC CORPORATION	HC-49/U03	4.19	12	12	0	(i)
.		8.00				
.		10.00				
KINSEKI LTD.	HC-49/U (-S)	4.19	27	27	0	(i)
		8.00				
		10.00	20	20		
	P3	32.768kHz	50	22	1M	(iii)

Those marked with an asterisk (*) signify types with built-in ground capacitance (C₁, C₂).

Mask Option Table


Item	Content	
Reset pin pull-up resistor	Non-existent	Existant
High tension proof pull-down resistor	Non-existent	Existant (selected every pin)

Characteristics Curves

Package Outline

Unit: mm

64PIN SDIP (PLASTIC)

**PACKAGE STRUCTURE**

SONY CODE	SDIP-64P-01
EIAJ CODE	SDIP064-P-0750
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	8.6g