

SONY

CXP84412/84416


CMOS 8-bit Single Chip Microcomputer

Description

The CXP84412/84416 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, 32kHz timer/counter, remote control reception circuit and other servo systems besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP84412/84416 also provides a sleep/stop function that enables lower power consumption.

80 pin QFP (Plastic)




Features


- Wide-range instruction system (213 instructions) to cover various types of data.
 - 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle
 - 400ns at 10MHz operation
 - 122 μ s at 32kHz operation
- Incorporated ROM capacity
 - 12Kbytes (CXP84412)
 - 16Kbytes (CXP84416)
- Incorporated RAM capacity
 - 448bytes
- Peripheral functions
 - A/D converter
 - 8-bit, 8-channel, successive approximation method
(Conversion time of 32 μ s/10MHz)
 - Serial interface
 - Incorporated 8-bit, 8-stage FIFO
(Auto transfer for 1 to 8 bytes), 2 channel
 - Timer
 - 8-bit timer, 8-bit timer/counter, 19-bit time base timer,
32kHz timer/counter
 - Remote control reception circuit
 - Incorporated 6-stage FIFO 8-bit measurement counter
 - PWM output for tuner
 - 14 bits
- Interruption
 - 12 factors, 12 vectors, multi-interruption possible
- Standby mode
 - SLEEP/STOP
- Package
 - 80-pin plastic QFP
 - CXP84400 80-pin ceramic QFP
- Piggyback/evaluation chip

Structure

Silicon gate CMOS IC

Block Diagram



Pin Assignment (Top View)

Note) NC (Pin 73) must be connected to V_{DD}.

Pin Description

| Pin code | I/O | Functions | |
|--------------------------|--------------------------|---|--|
| PA0/AN0 to PA7/AN7 | I/O/analog input | (Port A) 8-bit I/O port. I/O can be set in single bit units. Incorporation of the pull-up resistance can be set through the software in a unit of 4 bits. (8 pins) | Analog inputs to A/D converter. (8 pins) |
| PB0/ <u>CS1</u> | I/O/input | (Port B) 8-bit I/O port. I/O can be set in single bit units. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins) | Chip select input for serial interface (CH1). |
| PB1/ <u>CS0</u> | I/O/input | | Chip select input for serial interface (CH0). |
| PB2/SCK0 | I/O/I/O | | Serial clock I/O (CH0). |
| PB3/SI0 | I/O/input | | Serial data input (CH0). |
| PB4/SO0 | I/O/output | | Serial data output (CH0). |
| PB5/SCK1 | I/O/input/output | | Serial clock I/O (CH1). |
| PB6/SI1 | I/O/input | | Serial data input (CH1). |
| PB7/SO1 | I/O/output | | Serial data output (CH1). |
| PC0 to PC7 | I/O | (Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sync current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins) | |
| PD0 to PD7 | I/O | (Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins) | |
| PE0/ <u>EC</u> | Input/input | (Port E) 6-bit port. Lower 4 bits are for inputs; upper 2 bits are for outputs. Incorporation of pull-up resistor can be set through the software. (8 pins) | External event inputs for timer/counter. |
| PE1 | Input | | Remote control reception circuit input. |
| PE2/RMC | Input/input | | Non-maskable interruption request input. |
| PE3/ <u>NMI</u> | Input/input | | 14-bit PWM output. |
| PE4/PWM | Output/output | | Rectangular wave output for 16-bit timer/counter (duty output 50%). Output for 32kHz oscillation frequency demultiplication. |
| PE5/TO/ADJ | Output/output/ output | | |
| PF0 to PF7 | I/O | (Port F) 8-bit output port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins) | |




| Pin code | I/O | Functions | |
|----------------------------|-----------|---|---|
| PG0 to PG7 | I/O | (Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins) | |
| PH0 to PH7 | I/O | (Port H) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins) | |
| PI0/INT0 to PI3/INT3 | I/O/input | (Port I) 8-bit output ports. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. | External interruption request inputs. |
| PI4 to PI7 | I/O | (8 pins) | |
| EXTAL | Input | Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL. | |
| XTAL | Output | | |
| TEX | Input | Crystal connectors for 32kHz timer/counter clock generation circuit. | |
| TX | Output | Connect a 32.768kHz crystal oscillator between TEX and TX. For usage as event input, connect clock oscillation source to TEX, and open TX. | |
| RST | Input | Low-level active, system reset. | |
| NC | | NC. Under normal operating conditions, connect to V _{DD} . | |
| AV _{REF} | Input | Reference voltage input for A/D converter. | |
| AVss | | A/D converter GND. | |
| V _{DD} | | Vcc supply. | |
| Vss | | GND | |

I/O Circuit Format for Pins

| Pin | Circuit format | When reset |
|--|--|------------|
| PA0/AN0 to PA7/AN7 8 pins | <p>Port A</p> <p>Pull-up resistance "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>IP Input protection circuit</p> <p>* Pull-up transistors approx. 100kΩ</p> | Hi-Z |
| PB0/CS1 PB1/CS0 PB3/SI0 PB6/SI1 4 pins | <p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>CS1 CS0 SI0 SI1</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 100kΩ</p> | Hi-Z |
| PB2/SCK0 PB5/SCK1 2 pins | <p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>SCK OUT</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>SCK0 in SCK1</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 100kΩ</p> | Hi-Z |

| Pin | Circuit format | When reset |
|---|---|------------|
| PB4/SO0 PB7/SO1 2 pins | <p>Port B</p> <p>Pull-up resistance</p> <p>SO Output enable</p> <p>Port B output selection</p> <p>"0" at reset</p> <p>Port B data</p> <p>Port B direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistors approx. 100kΩ</p> | Hi-Z |
| PC0 to PC7 8 pins | <p>Port C</p> <p>Pull-up resistance</p> <p>"0" when reset</p> <p>Port C data</p> <p>Port C direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>*1 High current drive of 12mA possible *2 Pull-up transistors approx. 100kΩ</p> | Hi-Z |
| PE0/EC PE1 PE2/RMC PE3/NMI 4 pins | <p>Port E</p> <p>Schmitt input</p> <p>Note : PE1 No schmitt input.</p> <p>EC RMC/NMI</p> <p>Data bus</p> <p>RD (Port E)</p> | Hi-Z |
| PE4/PWM 1 pin | <p>Port E</p> <p>PWM</p> <p>Port E output selection</p> <p>"0" when reset</p> <p>Port E data</p> <p>"1" when reset</p> <p>Data bus</p> <p>RD (Port E)</p> | H level |

| Pin | Circuit format | When reset |
|---|--|------------|
| PE5/TO/ADJ 1 pin | <p>Port E</p> <p>Output enable TO ADJ16K ADJ2K</p> <p>Port E output selection Port E output selection "00" when reset Port E output selection "0" when reset Port E data "1" when reset Data bus ← RD (Port B)</p> <p>* ADJ signals are frequency division outputs for 32kHz oscillation frequency adjustment ADJ2K provides usage as buzzer output.</p> | H level |
| PD0 to PD7 PF0 to PF7 PG0 to PG7 PH0 to PH7 PI4 to PI7 36 pins | <p>Port D Port F Port G Port H Port I</p> <p>Pull-up resistance "0" when reset Port data Port direction "0" when reset Data bus ← RD</p> <p>* Pull-up transistors approx. 100kΩ</p> | Hi-Z |
| PI0/INT0 to PI3/INT3 4 pins | <p>Port I</p> <p>Pull-up resistance "0" when reset Port data Port direction "0" when reset Data bus ← RD INT0 INT1 INT2 INT3 Schmitt input</p> <p>* Pull-up transistors approx. 100kΩ</p> | Hi-Z |

| Pin | Circuit format | When reset |
|---------------------------|---|---|
| EXTAL XTAL 2 pins |  <ul style="list-style-type: none"> Diagram shows circuit composition during oscillation. Feedback resistor is removed during stop, and XTAL becomes "High". | Oscillation |
| TEX TX 2 pins |  <ul style="list-style-type: none"> Diagram shows circuit composition during oscillation. When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed, and TEX and TX become "Low" level and "High" level respectively. | Oscillation |
| \overline{RST} 1 pin |  <p>Pull-up resistor</p> <p>Mask option</p> <p>Schmitt input</p> | Hi-z or L level (When pull-up resistance is added) |

Absolute Maximum Ratings

(Vss = 0V reference)

| Item | Symbol | Ratings | Unit | Remarks |
|---------------------------------|------------------|----------------------------|------|--|
| Supply voltage | V _{DD} | −0.3 to +7.0 | V | |
| | A _{VSS} | −0.3 to +0.3 | V | |
| Input voltage | V _{IN} | −0.3 to +7.0 ^{*1} | V | |
| Output voltage | V _{OUT} | −0.3 to +7.0 ^{*1} | V | |
| High level output current | I _{OH} | −5 | mA | Output per pin |
| High level total output current | ΣI _{OH} | −50 | mA | Total for all output pins |
| Low level output current | I _{OL} | 15 | mA | Value per pin, excluding high current outputs |
| | I _{OLC} | 20 | mA | Value per pin ^{*2} for high current outputs |
| Low level total output current | ΣI _{OL} | 100 | mA | Total for all output pins |
| Operating temperature | T _{OPR} | −20 to +75 | °C | |
| Storage temperature | T _{STG} | −55 to +150 | °C | |
| Allowable power dissipation | P _D | 600 | mW | |

^{*1} V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.^{*2} The high current drive transistor is the N-ch transistor of Port C (PC)

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V reference)

| Item | Symbol | Min. | Max. | Unit | Remarks |
|--------------------------|-------------------|-----------------------|-----------------------|------|--|
| Supply voltage | V _{DD} | 4.5 | 5.5 | V | High speed mode guaranteed operation range ^{*1} |
| | | 3.5 | 5.5 | | Low speed mode guaranteed operation range ^{*1} |
| | | 2.7 | 5.5 | | Guaranteed operation range with TEX clock |
| | | 2.5 | 5.5 | | Guaranteed data hold range during STOP |
| High level input voltage | V _{IH} | 0.7V _{DD} | V _{DD} | V | ^{*2} |
| | V _{IHS} | 0.8V _{DD} | V _{DD} | V | Hysteresis input ^{*3} |
| | V _{IHEX} | V _{DD} − 0.4 | V _{DD} + 0.3 | V | EXTAL ^{*4} |
| Low level input voltage | V _{IL} | 0 | 0.3V _{DD} | V | ^{*2} |
| | V _{ILS} | 0 | 0.2V _{DD} | V | Hysteresis input ^{*3} |
| | V _{ILEX} | −0.3 | 0.4 | V | EXTAL ^{*4} |
| Operating temperature | T _{OPR} | −20 | +75 | °C | |

^{*1} High speed mode is 1/2 frequency demultiplication clock selection; low-speed mode is 1/16 frequency demultiplication clock selection.^{*2} Value for each pin of normal input ports (PA, PB4, PB7, PC, PD, PE1, PF to PH, PI4 to PI7).^{*3} Value of the following pins: RST, CS0, CS1, SCK0, SCK1, SI0, SI1, EC, RMC, NMI, INT0, INT1, INT2, INT3.^{*4} Specifies only during external clock input.

Electrical Characteristics**DC Characteristics**

(Ta = -20 to +75°C, Vss = 0V reference)

| Item | Symbol | Pins | Conditions | Min. | Typ. | Max. | Unit |
|---------------------------|-------------------|--|--|------|------|------|------|
| High level output current | VOH | PA to PD, PE4, PE5, PF to PI | VDD = 4.5V, IOH = -0.5mA | 4.0 | | | V |
| | | | VDD = 4.5V, IOH = -1.2mA | 3.5 | | | V |
| Low level output current | VOL | PC | VDD = 4.5V, IOL = 1.8mA | | | 0.4 | V |
| | | | VDD = 4.5V, IOL = 3.6mA | | | 0.6 | V |
| | | | VDD = 4.5V, IOL = 12.0mA | | | 1.5 | V |
| Input current | I _{IHE} | EXTAL | VDD = 5.5V, VIH = 5.5V | 0.5 | | 40 | μA |
| | I _{ILE} | | VDD = 5.5V, Vil = 0.4V | -0.5 | | -40 | μA |
| | I _{IHT} | TEX | VDD = 5.5V, Vil = 5.5V | 0.1 | | 10 | μA |
| | I _{ILT} | | | -0.1 | | -10 | μA |
| | I _{ILR} | RST*1 | VDD = 5.5V, Vil = 0.4V | -1.5 | | -400 | μA |
| | I _{IL} | PA to PD*2, PF to PI*2 | VDD = 4.5V, Vil = 4.0V | | | -5.0 | μA |
| I/O leakage current | I _{Iz} | PE0 to PE3, RST*1 PA to PD*2, PF to PI*2 | VDD = 5.5V, Vi = 0, 5.5V | | | ±10 | μA |
| Power supply current*3 | I _{DD1} | VDD | High-speed mode operation (1/2 frequency demultiplier clock) VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF) | | 18 | 40 | mA |
| | I _{DD2} | | VDD = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF) | | 35 | 100 | μA |
| | I _{DDS1} | | SLEEP mode VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF) | | 1.1 | 8 | mA |
| | I _{DDS2} | | VDD = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF) | | 9 | 30 | μA |
| | I _{DDS3} | | STOP mode VDD = 5.5V, 10MHz crystal oscillation; and termination of 32kHz oscillation | | | 10 | μA |
| Input capacity | C _{IN} | Pins other than PE4, PE5, XTAL, TX, AV _{REF} , AV _{SS} , V _{DD} , V _{SS} | Clock 1MHz 0V for all pins excluding measured pins | | 10 | 20 | pF |

*1 RST specifies the input current when pull-up resistance has been selected; leakage current when no resistance has been selected.

*2 Pins PA to PD, and PF to PI specifies the input current when pull-up resistance has been selected; leakage current when no resistance has been selected.

*3 When all pins are open.

AC Characteristics**(1) Clock timing**(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

| Item | Symbol | Pin | Conditions | Min. | Typ. | Max. | Unit |
|--|--------------------------------------|---------------|--|------------------------|--------|------|------|
| System clock frequency | f _C | XTAL EXTAL | Fig. 1, Fig. 2 | 1 | | 10 | MHz |
| System clock input pulse width | t _{XL} , t _{XH} | EXTAL | Fig. 1, Fig. 2 External clock drive | 37.5 | | | ns |
| System clock input rise time, fall time | t _{CR} , t _{CF} | EXTAL | Fig. 1, Fig. 2 External clock drive | | | 200 | ns |
| Event count input clock pulse width | t _{EH} , t _{EL} | EC | Fig. 3 | t _{sys} + 50* | | | ns |
| Event count input clock rise time, fall time | t _{ER} , t _{EF} | EC | Fig. 3 | | | 20 | ms |
| System clock frequency | f _C | TEX TX | V _{DD} =2.7 to 5.5V Fig. 2 (32kHz clock application condition) | | 32.768 | | kHz |
| Event count input clock input pulse width | t _{TL} , t _{TH} | TEX | Fig. 3 | 10 | | | μs |
| Event count input clock rise time, fall time | t _{TR} , t _{TF} | TEX | Fig. 3 | | | 20 | ms |

* t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (address: 00FEH).

t_{sys} (ns) = 2000/f_C (upper two bits = "00"), 4000/f_C (upper two bits = "01"), 16000/f_C (upper two bits = "11")




Fig. 1. Clock timing**Fig. 2. Clock application conditions**


Fig. 3. Event count clock timing**(2) Serial transfer**(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} reference)

| Item | Symbol | Pin | Condition | Min. | Max. | Unit |
|--|------------------------------------|----------------|--|-------------------------|---------------------------|------|
| CS0 ↓ → SCK0 (CS1 ↓ → SCK1) delay time | t _{DCSK} | SCK0 (SCK1) | Chip select transfer mode (SCK0 (SCK1) = output mode) | | 1.5t _{sys} + 200 | ns |
| CS0 ↑ → SCK0 (CS1 ↑ → SCK1) float delay time | t _{DCKSF} | SCK0 (SCK1) | Chip select transfer mode (SCK0 (SCK1) = output mode) | | 1.5t _{sys} + 200 | ns |
| CS0 ↓ → SO0 (CS1 ↓ → SO1) delay time | t _{DCSO} | SO0 (SO1) | Chip select transfer mode | | 1.5t _{sys} + 200 | ns |
| CS0 ↑ → SO0 (CS1 ↑ → SO1) float delay time | t _{DCSOF} | SO0 (SO1) | Chip select transfer mode | | 1.5t _{sys} + 200 | ns |
| CS0 (CS1) High level width | t _{WHCS} | CS0 (CS1) | Chip select transfer mode | t _{sys} + 200 | | ns |
| SCK0 (SCK1) cycle time | t _{KCY} | SCK0 (SCK1) | Input mode | 2t _{sys} + 200 | | ns |
| | | | Output mode | 16000/fc | | ns |
| SCK0 (SCK1) High, Low level width | t _{KH} t _{KL} | SCK0 (SCK1) | Input mode | t _{sys} + 100 | | ns |
| | | | Output mode | 8000/fc - 50 | | ns |
| SI0 (SI1) input set-up time (for SCK0 ↑ (SCK1 ↑)) | t _{SIK} | SI0 (SI1) | SCK0 (SCK1) input mode | 100 | | ns |
| | | | SCK0 (SCK1) output mode | 200 | | ns |
| SI0 (SI1) input hold time (for SCK0 ↑ (SCK1 ↑)) | t _{ksi} | SI0 (SI1) | SCK0 (SCK1) input mode | t _{sys} + 200 | | ns |
| | | | SCK0 (SCK1) output mode | 100 | | ns |
| SCK0 ↓ → SO0 (SCK1 ↓ → SO1) delay time | t _{ks0} | SO0 (SO1) | SCK0 (SCK1) input mode | | t _{sys} + 200 | ns |
| | | | SCK0 (SCK1) output mode | | 100 | ns |

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (address: 00FEH).

t_{sys} (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the SCK0 (SCK1) output mode, SO0 (SO1) output delay time is 50pF + 1TTL.


Fig. 4. Serial transfer CH0 timing

(3) A/D converter characteristics

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, VSS = AVSS = 0V)

| Item | Symbol | Pin | Condition | Min. | Typ. | Max. | Unit |
|-------------------------------|-------------------|-------------------|---|------------------------|------|-------------------|------|
| Resolution | | | | | | 8 | Bits |
| Linearity error | | | | | | ±3 | LSB |
| Zero transition voltage | VZT ^{*1} | | Ta = 25°C VDD = 5.0V VSS = AVSS = 0V | -10 | 30 | 70 | mV |
| Full-scale transition voltage | VFT ^{*2} | | | 4930 | 4970 | 5010 | mV |
| Conversion time | tCONV | | | 160/fADC ^{*3} | | | μs |
| Sampling time | tsAMP | | | 12/fADC ^{*3} | | | μs |
| Reference input voltage | VR _{REF} | AV _{REF} | | V _{DD} - 0.5 | | V _{DD} | V |
| Analog input voltage | V _{IAN} | AN0 to AN7 | | 0 | | AV _{REF} | V |
| AV _{REF} current | I _{REF} | AV _{REF} | Operation mode | | 0.6 | 1.0 | mA |
| | I _{REFS} | | SLEEP mode STOP mode 32kHz operation mode | | | 10 | μA |

Fig. 5. Definition of A/D converter terms



*1 V_{ZT}: Value at which the digital transfer value changes from 00H to 01H and vice versa.



*2 V_{FT}: Value at which the digital transfer value changes from FEH to FFH and vice versa.

*3 f_{ADC} indicates the below values due to the contents of bit 6 (CKS) of A/D control resistor (address : 00F9H) and bits 6, 7 (PCK0, 1) of clock control resistor (address : 00FFH).

| CKS PCK 1, 0 | 0 (φ/2 selection) | 1 (φ selection) |
|------------------------------|---------------------------------------|--------------------------------------|
| 00 (φ = f _{EX} /2) | f _{ADC} = f _c /2 | f _{ADC} = f _c |
| 01 (φ = f _{EX} /4) | f _{ADC} = f _c /4 | f _{ADC} = f _c /2 |
| 11 (φ = f _{EX} /16) | f _{ADC} = f _c /16 | f _{ADC} = f _c /8 |

(4) Interruption, reset input (Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)


| Item | Symbol | Pin | Condition | Min. | Max. | Unit |
|--|----------------------|-------------------------------------|-----------|-------|------|------|
| External interruption High, Low level width | t_{IH} t_{IL} | INT0 INT1 INT2 INT3 NMI | | 1 | | μs |
| Reset input Low level width | t_{RSL} | \overline{RST} | | 32/fc | | μs |

Fig 6. Interruption input timing**Fig. 7. \overline{RST} input timing**


Appendix

Fig. 8. Recommended oscillation circuit


(i) Main clock



(ii) Main clock



(iii) Sub clock




| Manufacturer | Model | fc (MHz) | C ₁ (pF) | C ₂ (pF) | Rd (Ω) | Circuit example |
|-----------------------------|--------------|-----------|---------------------|---------------------|--------|-----------------|
| MURATA MFG CO., LTD. | CSA4.19MG | 4.19 | 30 | 30 | 0 | (i) |
| | CSA8.00MTZ | 8.00 | | | | |
| | CSA10.0MTZ | 10.00 | | | | |
| | CST4.19MGW* | 4.19 | | | | (ii) |
| | CST8.00MTW* | 8.00 | | | | |
| | CST10.0MTW* | 10.00 | | | | |
| FUJI SANGYO CO., LTD. | HC-49/U03 | 4.19 | 12 | 12 | 0 | (i) |
| | | 8.00 | | | | |
| | | 10.00 | | | | |
| KINSEKI LTD. | HC-49/U (-S) | 4.19 | 27 | 27 | 0 | (i) |
| | | 8.00 | | | | |
| | | 10.00 | | | | |
| | P3 | 32.768kHz | 50 | 22 | 1M | (iii) |

Those marked with an asterisk (*) signify types with built-in ground capacitance (C₁, C₂).

Mask option table


| Item | Content | |
|------------------------------|---------|-----|
| Reset pin pull-up resistance | No | Yes |

Characteristics Curve

Package Outline

Unit: mm

80PIN QFP (PLASTIC)



DETAIL A

| | |
|------------|------------------|
| SONY CODE | QFP-80P-L01 |
| EIAJ CODE | *QFP080-P-1420-A |
| JEDEC CODE | _____ |

PACKAGE STRUCTURE

| | |
|------------------|-------------------|
| PACKAGE MATERIAL | EPOXY RESIN |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | COPPER / 42 ALLOY |
| PACKAGE WEIGHT | 1.6g |