



Block Diagram

Pin Assignment 1 (Top View) 64 pin SDIP Package



- Note)**
1. Vpp (Pin 63) is always connected to VDD.
  2. Vss (Pins 32 and 62) are both connected to GND.
  3. MP (Pin 61) is always connected to GND.

Pin Assignment 2 (Top View) 64 pin QFP Package






- Note)**
1. Vpp (Pin 56) is always connected to V<sub>DD</sub>.
  2. Vss (Pins 26 and 58) are both connected GND.
  3. MP (Pin 55) is always connected to GND.






Pin Description







Symbol	I/O	Description	
PA0 to PA7	I/O	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	
PB0 to PB7	I/O	(Port B) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	
PD0/ $\overline{\text{INT2}}$	I/O/Input	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sink current. (8 pins)	External interruption request input. Active at falling edge.
PD1/ $\overline{\text{SCK}}$	I/O/I/O		Serial clock I/O.
PD2/SO	I/O/Output		Serial data output.
PD3/SI	I/O/Input		Serial data input.
PD4/HSI	I/O/Input		HSYNC counter input.
PD5/ACI	I/O/Input		Input for power supply frequency counter.
PD6/RMC	I/O/Input		Input for remote control reception circuit.
PD7/ $\overline{\text{EC}}$	I/O/Input		External event input for timer/counter.
PE0/ $\overline{\text{INT0}}$ PE1/ $\overline{\text{INT1}}$	Input/Input	(Port E) 8-bit port. Lower 6 bits are for inputs; upper 2 bits are for outputs. (8 pins)	External interruption request inputs. Active at falling edge. (2 pins)
PE2/AN0 to PE5/AN3	Input/Input		Analog inputs for A/D converter. (4 pins)
PE6/ $\overline{\text{PWM}}$	Output/Output		14-bit PWM output. (CMOS output)
PE7/TO	Output/Output		Rectangular waveform output for Timer 1. (Duty output 50%)
PF0/PWM0 to PF3/PWM3	Output/Output	(Port F) 8-bit output port, operating as N-ch open drain output for high current (12mA). Lower 4 bits are for medium voltage drive outputs (12V), upper 4bits are for 5V drive outputs. (8 pins)	6-bit PWM outputs. (8 pins)
PF4/PWM4/ SCL0 PF5/PWM5/ SCL1	Output/Output/ I/O		Transfer clock I/Os for I <sup>2</sup> C bus interface.
PF6/PWM6/ SDA0 PF7/PWM7/ SDA1	Output/Output/ I/O		Transfer data I/Os for I <sup>2</sup> C data bus.
R, G, B, BLK	Output	4-bit outputs for CRT display.	
HSYNC	Input	Horizontal synchronizing signal input for CRT display.	
VSYNC	Input	Vertical synchronizing signal input for CRT display.	

Symbol	I/O	Description
EXLC	Input	Clock oscillation I/Os for CRT display. Oscillation frequency is set using the external L and C.
XLC	Output	
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL and leave XTAL open.
XTAL	Output	
$\overline{\text{RST}}$	I/O	Low-level active, system reset. $\overline{\text{RST}}$ is an I/O, from which Low level is output when the built-in power-on reset function is activated at the rise of power on.
MP	Input	Microprocessor mode input. For this device, this pin must be grounded.
V <sub>DD</sub>		Positive power supply.
V <sub>pp</sub>		Positive power supply pin for on-chip PROM writing. Connect to V <sub>DD</sub> for normal operation.
V <sub>SS</sub>		GND. Both V <sub>SS</sub> must be grounded.

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
<p>PA0 to PA7 PB0 to PB7 PC0 to PC7</p> <p>24 pins</p>	<p>Port A Port B Port C</p>  <p>Data bus ← RD (Ports A, B, and C)</p> <p>IP Input protection circuit</p>	<p>Hi-Z</p>
<p>PD0/<math>\overline{\text{INT2}}</math> PD3/SI PD4/HSI PD5/ACI PD6/RMC PD7/<math>\overline{\text{EC}}</math></p> <p>6 pins</p>	<p>Port D</p>  <p>Data bus ← RD (Port D)</p> <p>IP High current 12mA</p> <p>Schmitt input</p> <p><math>\overline{\text{INT2}}</math>, SI, HSI, ACI, RMC, <math>\overline{\text{EC}}</math></p>	<p>Hi-Z</p>
<p>PD1/<math>\overline{\text{SCK}}</math> PD2/<math>\overline{\text{SO}}</math></p> <p>2 pins</p>	<p>Port D</p>  <p>Data bus ← RD (Port D)</p> <p>IP High current 12mA</p> <p>Schmitt input</p> <p><math>\overline{\text{SCK}}</math> or <math>\overline{\text{SO}}</math> Output enable <math>\overline{\text{SCK}}</math> only</p>	<p>Hi-Z</p>

Pin	Circuit format	When reset
<p>PE0/<math>\overline{\text{INT0}}</math> PE1/<math>\overline{\text{INT1}}</math></p> <p>2 pins</p>	<p>Port E</p> 	<p>Hi-Z</p>
<p>PE2/<math>\text{AN0}</math> to PE5/<math>\text{AN3}</math></p> <p>4 pins</p>	<p>Port E</p> 	<p>Hi-Z</p>
<p>PE6/<math>\overline{\text{PWM}}</math> PE7/<math>\text{TO}</math></p> <p>2 pins</p>	<p>Port E</p> 	<p>High level</p>
<p>PF0/<math>\text{PWM0}</math> to PF3/<math>\text{PWM3}</math></p> <p>4 pins</p>	<p>Port F</p> 	<p>Hi-Z</p>
<p>PF4/<math>\text{PWM4}/</math> <math>\text{SCL0}</math> PF5/<math>\text{PWM5}/</math> <math>\text{SCL1}</math> PF6/<math>\text{PWM6}/</math> <math>\text{SDA0}</math> PF7/<math>\text{PWM7}/</math> <math>\text{SDA1}</math></p> <p>4 pins</p>	<p>Port F</p> 	<p>Hi-Z</p>

Pin	Circuit format	When reset
<p>BLK R G B</p> <p>4 pins</p>	 <p>Hi-Z → output active by writing into the output polarity register.</p>	<p>Hi-Z</p>
<p>HSYNC VSYNC</p> <p>2 pins</p>		<p>Hi-Z</p>
<p>EXLC XLC</p> <p>2 pins</p>		<p>Oscillation terminated</p>
<p>EXTAL XTAL</p> <p>2 pins</p>	 <ul style="list-style-type: none"> <li>• Diagram shows circuit composition during oscillation.</li> <li>• Feedback resistor is removed during stop.</li> </ul>	<p>Oscillation</p>
<p><math>\overline{\text{RST}}</math></p> <p>1 pin</p>		<p>Low level</p>
<p>MP</p> <p>1 pin</p>		<p>Hi-Z</p>

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	V <sub>pp</sub>	-0.3 to +13.0	V	Incorporated PROM
Input voltage	V <sub>IN</sub>	-0.3 to +7.0* <sup>1</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0* <sup>1</sup>	V	
Medium voltage drive output voltage	V <sub>OUTP</sub>	-0.3 to +15.0	V	Pins PF0 to PF3
High level output current	I <sub>OH</sub>	-5	mA	
High level total output current	∑I <sub>OH</sub>	-50	mA	Total for all output pins
Low level output current	I <sub>OL</sub>	15	mA	Excludes high current outputs
	I <sub>OLC</sub>	20	mA	High current outputs* <sup>2</sup>
Low level total output current	∑I <sub>OL</sub>	130	mA	Total for all output pins
Operating temperature	T <sub>opr</sub>	-10 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	1000	mW	SDIP
		600	mW	QFP

\*<sup>1</sup> V<sub>IN</sub> and V<sub>OUT</sub> must not exceed V<sub>DD</sub> + 0.3V.

\*<sup>2</sup> The high current operation transistor are the N-ch transistors of the PD and PF0 to PF3 ports.

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions.

Exceeding these conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(V<sub>SS</sub> = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed operation range
		3.5	5.5	V	Low-speed mode guaranteed operation range* <sup>1</sup>
		2.5	5.5	V	Guaranteed data hold range during stop
	V <sub>pp</sub>	V <sub>pp</sub> = V <sub>DD</sub>		V	* <sup>5</sup>
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	Includes I <sup>2</sup> C Schmitt input* <sup>2</sup>
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	CMOS Schmitt input* <sup>3</sup>
	V <sub>IHEX</sub>	V <sub>DD</sub> - 0.4	V <sub>DD</sub> + 0.3	V	EXTAL* <sup>4</sup>
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	Includes I <sup>2</sup> C Schmitt input* <sup>2</sup>
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	CMOS Schmitt input* <sup>3</sup>
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL* <sup>4</sup>
Operating temperature	T <sub>opr</sub>	-10	+75	°C	

\*<sup>1</sup> Specifies only for 1/16 frequency demultiplication mode and sleep mode.

\*<sup>2</sup> Value for each pin of normal input ports (PA, PB, PC, PE2 to PE5), PF4 to PF7, and MP.

\*<sup>3</sup> Value of the following pins: PD0/ $\overline{\text{INT2}}$ , PD1/ $\overline{\text{SCK}}$ , PD2, PD3/SI, PD4/HSI, PD5/ACI, PD6/RMC, PD7/ $\overline{\text{EC}}$ , PE0/ $\overline{\text{INT0}}$ , PE1/ $\overline{\text{INT1}}$ , HSYNC, VSYNC,  $\overline{\text{RST}}$ .

\*<sup>4</sup> Specifies only during external clock input.

\*<sup>5</sup> V<sub>pp</sub> and V<sub>DD</sub> should be set to the same voltage.

Electrical Characteristics

DC Characteristics

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output current	V <sub>OH</sub>	PA to PD, PE6, PE7, R, G, B, BLK	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -1.2mA	3.5			V
Low level output current	V <sub>OL</sub>	PA to PD, PE6, PE7, R, G, B, BLK, PF0 to PF3, $\overline{\text{RST}}$	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
		PD, PF0 to PF3	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 12.0mA			1.5	V
		PF4 to PF7 (SCL0, SCL1, SDA0, SDA1)	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.0mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 4.0mA			0.6	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	μA
	I <sub>IHL</sub>			V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.5		-40
	I <sub>ILR</sub>	$\overline{\text{RST}}$	V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-1.5		-400	μA
I/O leakage current	I <sub>Iz</sub>	PA to PE, HSYNC, VSYNC, R, G, B, BLK, MP	V <sub>DD</sub> = 5.5V V <sub>I</sub> = 0, 5.5V			±10	μA
Open drain output leakage current (N-ch Tr in off state)	I <sub>LOH</sub>	PF0 to PF3	V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 12.0V			50	μA
		PF4 to PF7	V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 5.5V			10	μA
Impedance connected to I <sup>2</sup> C bus switch (output Tr in off state)	R <sub>Bs</sub>	SCL0: SCL1 SDA0: SDA1	V <sub>DD</sub> = 4.5V V <sub>SCL0</sub> = V <sub>SCL1</sub> = 2.25V V <sub>SDA0</sub> = V <sub>SDA1</sub> = 2.25V			120	Ω
Power supply current	I <sub>DD</sub>	V <sub>DD</sub> *1	Operation mode*1 (1/2 frequency demultiplier clock) 4MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 22pF) All outputs open		10	25	mA
	I <sub>DDSL</sub>				0.7	3	mA
	I <sub>DDST</sub>				—	—	—
Input capacity	C <sub>IN</sub>	Pins other than V <sub>DD</sub> and V <sub>SS</sub>	Clock 1MHz 0V for no-measured pins		10	20	pF

\*1 Rating applies only if OSD oscillator is halted.

\*2 This device does not enter in the stop mode.

AC Characteristics

(1) Clock timing

( $T_a = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$  reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
System clock frequency	$f_c$	XTAL EXTAL	Fig. 1, Fig. 2	3.5	4.5	MHz
System clock input pulse width	$t_{xL}$ , $t_{xH}$	EXTAL	Fig. 1, Fig. 2 External clock drive	100		ns
System clock input rise time, fall time	$t_{cR}$ , $t_{cF}$	EXTAL	Fig. 1, Fig. 2 External clock drive		200	ns
Event counter input clock pulse width	$t_{eH}$ , $t_{eL}$	$\overline{\text{EC}}$	Fig. 3	$t_{\text{sys}} + 50^{*1}$		ns
Event counter input clock rise time, fall time	$t_{eR}$ , $t_{eF}$	$\overline{\text{EC}}$	Fig. 3		20	ms

\*1  $t_{\text{sys}}$  indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

$t_{\text{sys}}$  [ns] =  $2000/f_c$  (upper two bits = "00"),  $4000/f_c$  (upper two bits = "01"),  $16000/f_c$  (upper two bits = "11")




Fig. 1. Clock timing




Fig. 2. Clock applied condition




Fig. 3. Event count clock timing

(2) Serial transfer

( $T_a = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$  reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{\text{SCK}}$ cycle time	$t_{\text{KCY}}$	$\overline{\text{SCK}}$	Input mode	1000		ns
			Output mode	$8000/f_c$		ns
$\overline{\text{SCK}}$ High and Low level widths	$t_{\text{KH}}$	$\overline{\text{SCK}}$	$\overline{\text{SCK}}$ input mode	400		ns
	$t_{\text{KL}}$		$\overline{\text{SCK}}$ output mode	$4000/f_c - 50$		ns
SI input setup time (for $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK}}$	SI	$\overline{\text{SCK}}$ input mode	100		ns
			$\overline{\text{SCK}}$ output mode	200		ns
SI input hold time (for $\overline{\text{SCK}} \uparrow$ )	$t_{\text{KSI}}$	SI	$\overline{\text{SCK}}$ input mode	200		ns
			$\overline{\text{SCK}}$ output mode	100		ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ delay time	$t_{\text{KSO}}$	SO	$\overline{\text{SCK}}$ input mode		200	ns
			$\overline{\text{SCK}}$ output mode		100	ns

**Note)** The load condition for the  $\overline{\text{SCK}}$  output mode, SO output delay time is  $50\text{pF} + 1\text{TTL}$ .






Fig. 4. Serial transfer timing

**(3) Interruption, reset input** (Ta = -10 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption High and Low level widths	t <sub>IH</sub> t <sub>IL</sub>	$\overline{\text{INT0}}$ to $\overline{\text{INT2}}$		1		μs
Reset input Low level width	t <sub>RSL</sub>	$\overline{\text{RST}}$		8/fc		μs



**Fig. 5. Interruption input timing**




**Fig. 6. RST input timing**

**(4) Power-on reset**

Power-on reset (Ta = -10 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
Power supply rise time	t <sub>R</sub>	V <sub>DD</sub>	Power-on reset	0.05	50	ms
Power supply cut-off time	t <sub>OFF</sub>		Repetitive power-on reset	1		ms




The power supply should be raised smoothly.

**Fig. 7. Power-on reset**

(5) A/D converter characteristics

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						4	Bits
Linearity error						±1	LSB
Zero transition voltage	V <sub>ZT</sub> *1		Ta = 25°C V <sub>DD</sub> = 5.0V V <sub>SS</sub> = 0V	-10	160	320	mV
Full-scale transition voltage	V <sub>FT</sub> *2			4370	4530	4690	mV
Conversion time	t <sub>CONV</sub>			160/fc			µs
Sampling time	t <sub>SAMP</sub>			12/fc			µs
Analog input voltage	V <sub>IAN</sub>	AN0 to AN3		0		V <sub>DD</sub>	V



- \*1 V<sub>ZT</sub>: Value at which the digital conversion value changes from 0H to 1H and vice versa.
- \*2 V<sub>FT</sub>: Value at which the digital conversion value changes from EH to FH and vice versa.

Fig. 8. Definition of A/D converter terms

**Note)** The 4-bit conversion specifies values based on the upper 5 bits of the A/D data register (ADD: Address 00F5H), compensated into 4-bit data. A program example is shown below:

(A/D converter program example)

```

MOV    A, ADD    ; ACC ← conversion data
LSR    A        ; Shift to the right (4 times)
LSR    A        ;
LSR    A        ;
LSR    A        ;
ADC    A, #00H  ; Addition with carry (data increment if AD3 = 1)
CMP    A, #10H  ;
BNE    ADC_SKIP ;
MOV    A, #0FH  ;
    
```

ADC\_SKIP:

(6) I<sup>2</sup>C bus timing

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
SCL clock frequency	f <sub>SCL</sub>	SCL		0	100	kHz
Bus free time prior to transfer start	t <sub>BUF</sub>	SDA, SCL		4.7		μs
Transfer start hold time	t <sub>HD; STA</sub>	SDA, SCL		4.0		μs
Clock Low level width	t <sub>LOW</sub>	SCL		4.7		μs
Clock High level width	t <sub>HIGH</sub>	SCL		4.0		μs
Setup time during repetitive transfer	t <sub>SU; STA</sub>	SDA, SCL		4.7		μs
Data hold time	t <sub>HD; DAT</sub>	SDA, SCL		0*1		μs
Data setup time	t <sub>SU; DAT</sub>	SDA, SCL		250		ns
SDA, SCL rise time	t <sub>R</sub>	SDA, SCL			1	μs
SDA, SCL fall time	t <sub>F</sub>	SDA, SCL			300	ns
Transfer end setup time	t <sub>SU; STO</sub>	SDA, SCL		4.7		μs

\*1 The data hold time does not take into consideration SCL rise time (300ns max.). Ensure that the data hold time exceeds 300ns.




Fig. 9. I<sup>2</sup>C bus transfer timing




Fig. 10. Recommended circuit example for I<sup>2</sup>C device

- Pull-up resistors must be connected to SDA0 (or SDA1) and SCL0 (or SCL1).
- Serial resistance (Rs = 300Ω and under) of SDA0 (or SDA1) and SCL0 (or SCL1) reduces spike noise caused by CRT flashover.

(7) OSD (On-Screen Display) timing

( $T_a = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$  reference)

Item	Symbol	Pins	Condition	Min.	Max.	Unit
OSD clock frequency	$f_{osc}$	EXLC XLC	Fig. 12	4	13	MHz
HSYNC pulse width	$t_{HWD}$	HSYNC	Fig. 11	1.2		$\mu\text{s}$
HSYNC after-edge rise time/fall time	$t_{HCG}$	HSYNC	Fig. 11		200	ns
VSYNC after-edge rise time/fall time	$t_{VCG}$	VSYNC	Fig. 11		1.0	$\mu\text{s}$




Fig. 11. OSC timing




Fig. 12. LC oscillation circuit example

Supplement



Fig. 13. Recommended Oscillation circuit

Manufacturer	Model	fc (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	R <sub>d</sub> (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA4.00MG	4.00	30	30	0	(i)
	CSA4.19MG	4.19				
	CST4.00MGW*	4.00				(ii)
	CST4.19MGW*	4.19				
RIVER ELETEC CORPORATION	HC-49/U03	4.00	10	10	0	(i)
		4.19				
KINSEKI LTD.	HC-49/U (-S)	4.00	18	18	0	
		4.19				

\* Indicates types with on-chip grounding capacitance (C<sub>1</sub> and C<sub>2</sub>).

Product List

Option item	Mask	CXP852P32AS-1-□□□	CXP852P32AQ-1-□□□
Package	64-pin plastic SDIP/QFP	64-pin plastic SDIP	64-pin plastic QFP
PROM capacitance	12K/16K bytes (CXP85112B/85116B) 20K/24K/28K/32K bytes (CXP85220A/85224A /85228A/85232A)	PROM 32K bytes	PROM 32K bytes
Reset pin pull-up resistor	Existent/Non-existent	Existent	Existent
Power-on reset circuit	Existent/Non-existent	Existent	Existent
Font data	User specified	User specified (PROM)*1	User specified (PROM)*1

\*1 The font data for the one-time PROM version is operated in the same way as the program writing.







Fig. 14. Characteristics curves

Package Outline

Unit: mm

64PIN SDIP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	SDIP-64P-01
EIAJ CODE	SDIP064-P-0750
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	8.6g

64PIN QFP(PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-64P-L01
EIAJ CODE	QFP064-P-1420
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.5g