

**SONY****CXP85840A/85848A/85856A****CMOS 8-bit Single Chip Microcomputer****Description**


The CXP85840A/85848A/85856A are the CMOS 8-bit microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time-base timer, closed caption decoder, data slicer, on-screen display function, I<sup>2</sup>C bus interface, PWM output, remote control reception circuit, HSYNC counter and watchdog timer, besides the basic configurations of 8-bit CPU, ROM, RAM, I/O ports.

The CXP85840A/85848A/85856A also provide a power-on reset function and sleep function that enables to lower the power consumption.


**Features**

- A wide instruction set (213 instructions) which covers various types of data
  - 16-bit operation/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle 333ns at 12MHz operation
- Incorporated ROM 40K bytes (CXP85840A)  
48K bytes (CXP85848A)  
56K bytes (CXP85856A)
- Incorporated RAM 2176 bytes (Excludes closed caption decoder and VRAM for on-screen display)
- Peripheral functions
  - A/D converter 8-bit 6-channel successive approximation method  
(Conversion time of 26.7μs at 12MHz)
  - Serial interface 8-bit clock sync type, 1 channel
  - Timer 8-bit timer  
8-bit timer/counter  
19-bit time-base timer
  - Closed caption decoder Data slicer  
Corresponds to FCC (EDS supported), 8 × 13 dots, 192 character types  
15 character colors, 4 lines × 34 characters  
frame background 15 colors/ half blanking  
italic, underline, vertical scrolling
  - On-screen display (OSD) function 12 × 16 dots, 192 character types, 15 character colors  
2 lines × 24 characters  
frame background 8 colors/ half blanking  
background on full screen 15 colors/ half blanking  
edging and vertical scrolling for every line  
jitter elimination circuit  
sprite OSD, 12 × 16 dots, 1 screen, 8 colors for every dot
  - I<sup>2</sup>C bus interface 8 bits, 8 channels
  - PWM output 8-bit pulse measurement counter, 6-stage FIFO
  - Remote control reception circuit 2 channels
  - HSYNC counter 15 factors, 15 vectors, multi-interruption possible
  - Watchdog timer Sleep
- Interruption
- Standby mode
- Package 64-pin plastic SDIP/QFP
- Piggyback/evaluator CXP85890A 64-pin ceramic PSDIP (Supports custom font)

64 pin SDIP (Plastic)





64 pin QFP (Plastic)

**Structure**


Silicon gate CMOS IC

Perchase of Sony's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.



**Pin Assignment (Top View) 64-pin SDIP****Note)**

1. NC (Pin 46) is always connected to VDD.
2. Vss (Pins 16 and 48) are both connected to GND.
3. MP (Pin 49) is always connected to GND.

**Pin Assignment (Top View) 64-pin QFP****Note)**

1. NC (Pin 40) is always connected to VDD.
2. Vss (Pins 10 and 42) are both connected to GND.
3. MP (Pin 43) is always connected to GND.




**Pin Description**

Symbol	I/O	Description	
PA0/AN0 to PA5/AN5	I/O/ Analog input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	Analog inputs to A/D converter. (6 pins)
PA6/VSYNC	I/O/Input		OSD display vertical sync signal input.
PA7/HSYNC	I/O/Input		OSD display horizontal sync signal input.
PB0 to PB5	I/O	(Port B) 7-bit I/O port. I/O can be set in a unit of single bits. (7 pins)	
PB6/INT1	I/O/Input	External interruption request input. Active at the falling edge.	
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	
PD0/INT2	I/O/Input	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Can drive 12mA synk current. (8 pins)	External interruption request input. Active at the falling edge.
PD1/SCK	I/O/I/O		Serial clock I/O.
PD2/SO	I/O/Output		Serial data output.
PD3/SI	I/O/Input		Serial data input.
PD4/HS0	I/O/Input		HSYNC counter (CH0) input.
PD5/HS1	I/O/Input		HSYNC counter (CH1) input.
PD6/RMC	I/O/Input		Remote control reception circuit input.
PD7/EC	I/O/Input		External event input for timer/counter.
PE0/TO	I/O/Output	(Port E) 3-bit I/O port. I/O can be set in a unit of single bits. (3 pins)	Rectangular wave output for timer/counter
PE1	I/O		External interruption request input. Active at the falling edge.
PE2/INT0	I/O/Input		
PF0/PWM0 to PF3/PWM3	Output/Output	(Port F) 8-bit output port and large current (12mA) N-channel open drain output. Lower 4 bits are medium drive voltage (12V); upper 4 bits are 5V drive. (8 pins)	8-bit PWM output. (8 pins)
PF4/SCL0/PWM4 PF5/SCL1/PWM5	Output/I/O		I <sup>2</sup> C bus interface transfer clock I/O. (2 pins)
PF6/SDA0/PWM6 PF7/SDA1/PWM7	Output/I/O		I <sup>2</sup> C bus interface transfer data I/O. (2 pins)
R, G, B, I, YM, YM	Output	6-bit OSD display output. (6 pins)	



Symbol	I/O	Description
EXLC	Input	OSD display clock oscillation I/O. Oscillation frequency is determined by the external L and C.
XLC	Output	
VIN	Input	External composite video signal input. Input the 2Vp-p signal via a capacitor.
Cap	—	Connects a data slicer capacitor between Cap and CVss.
LFC1, LFC2	—	Connects a low-pass filter capacitor for PLL circuit between LFC1 and LFC2.
CV <sub>DD</sub>		Positive power supply for data slicer.
CVss		GND for data slicer.
EXTAL	Input	Connects a crystal for system clock oscillation. When a clock is supplied externally, input it to EXTAL and leave XTAL open.
XTAL	Output	
$\overline{\text{RST}}$	I/O	System reset; active at Low level. I/O pin. Outputs a Low level when the power is turned on and the internal power-on reset function operates. (Mask option)
MP	Input	Test mode pin. Always connect to GND.
NC		No connected. Under normal operation, connect to V <sub>DD</sub> .
V <sub>DD</sub>		Positive power supply.
Vss		GND. Connect two Vss pins to GND.

**Input/Output Circuit Formats for Pins**

Pin	Circuit format	When reset
PA0/AN0 to PA5/AN5 6 pins	<p>Port A</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A function selection "0" when reset</p> <p>A/D converter</p> <p>Input multiplexer</p> <p>IP Input protection circuit</p>	Hi-Z
PA6/VSYNC PA7/HSYNC 2 pins	<p>Port A</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Schmitt input</p> <p>VSYNC, HSYNC</p> <p>Input polarity "0" when reset</p>	Hi-Z
PB0 to PB5 PB6/INT1 PC0 to PC7 15 pins	<p>Port B</p> <p>Port C</p> <p>Ports B, C data</p> <p>Ports B, C direction "0" when reset</p> <p>Data bus</p> <p>RD (Ports B, C)</p> <p>Schmitt input</p> <p>INT1</p> <p>IP Input protection circuit</p>	Hi-Z

Pin	Circuit format	When reset
PD0/INT2 PD3/SI PD4/HS0 PD5/HS1 PD6/RMC PD7/EC  6 pins	 <p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port D)</p> <p>Schmitt input</p> <p>INT2, SI, HS0, HS1, RMC, EC</p> <p>* Large current 12mA</p>	Hi-Z
PD1/SCK PD2/SO  2 pins	 <p>Port D</p> <p>SCK, SO</p> <p>Serial output enable</p> <p>Port D data</p> <p>Port D direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port D)</p> <p>Schmitt input</p> <p>SCK only</p> <p>* Large current 12mA</p>	Hi-Z
PE0/TO PE1 PE2/INT0  3 pins	 <p>Port E</p> <p>TO</p> <p>Port E function selection</p> <p>"1" when reset</p> <p>Port E data</p> <p>"1" when reset for PE0 and 1</p> <p>Port E direction</p> <p>"1" when reset for PE0 and 1</p> <p>"0" when reset for PE2</p> <p>Data bus</p> <p>RD (Port E)</p> <p>Schmitt input only for PE2</p> <p>INT0</p>	PE0, PE1: High level PE2: Hi-Z

Pin	Circuit format	When reset
PF0/PWM0 to PF3/PWM3 4 pins	<p>Port F</p> <p>PWM0 to PWM3</p> <p>Port F data "1" when reset Port F function selection "0" when reset</p> <p>* 12V drive voltage Large current 12mA</p>	Hi-Z
PF4/PWM4/SCL0 PF5/PWM5/SCL1 PF6/PWM6/SDA0 PF7/PWM7/SDA1 4 pins	<p>Port F</p> <p>SCL, SDA</p> <p>I2C output enable</p> <p>PWM4 to PWM7</p> <p>Port F data "1" when reset Port F function selection "0" when reset</p> <p>Schmitt input</p> <p>SCL, SDA (I2C circuit)</p> <p>To other I2C pins (SCL1 for SCL0)</p> <p>* Large current 12mA</p>	Hi-Z
R G B I YS YM 6 pins	<p>R, G, B, I, YS, YM</p> <p>Output polarity "0" when reset</p> <p>Writing data to output polarity register brings output to active.</p>	Hi-Z
EXLC XLC 2 pins	<p>EXLC</p> <p>XLC</p> <p>IP</p> <p>Oscillation control</p> <p>IP</p> <p>OSC display clock</p>	Oscillation halted

Pin	Circuit format	When reset
EXTAL XTAL 2 pins	 <ul data-bbox="937 406 1255 552" style="list-style-type: none"> <li>• Diagram shows the circuit composition during oscillation.</li> <li>• Feedback resistor is removed during stop mode. (This device does not enter the stop mode.)</li> </ul>	Oscillation
$\overline{\text{RST}}$ 1 pin	 <p data-bbox="842 900 1112 945">From power-on reset circuit (Mask option)</p>	Low level

**Absolute Maximum Ratings**(V<sub>SS</sub> = 0V reference)

Item	Symbol	Ratings	Unit	Remarks
Supply voltage	V <sub>DD</sub>	−0.3 to +7.0	V	
Input voltage	V <sub>IN</sub>	−0.3 to +7.0 <sup>*1</sup>	V	
Output voltage	V <sub>OUT</sub>	−0.3 to +7.0 <sup>*1</sup>	V	
Medium drive output voltage	V <sub>OUTP</sub>	−0.3 to +15.0	V	PF0 to PF3 pins
High level output current	I <sub>OH</sub>	−5	mA	
High level total output current	ΣI <sub>OH</sub>	−50	mA	Total of all output pins
Low level output current	I <sub>OL</sub>	15	mA	Ports excluding large current outputs (value per pin)
	I <sub>OLC</sub>	20	mA	Large current output ports (value per pin <sup>*2</sup> )
Low level total output current	ΣI <sub>OL</sub>	100	mA	Total of all output pins
Operating temperature	T <sub>OPR</sub>	−20 to +75	°C	
Storage temperature	T <sub>STG</sub>	−55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	1000	mW	SDIP-64P-01
		600	mW	GFP-64P-L01

<sup>\*1</sup> V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub> + 0.3V.<sup>\*2</sup> The large current output port is Port D (PD) and Port F (PF).

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

**Recommended Operating Conditions**(V<sub>SS</sub> = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed operation range for 1/2 and 1/4 frequency dividing clocks
		3.5	5.5	V	Guaranteed operation range for 1/16 frequency dividing clock or sleep mode
		2.5	5.5	V	Guaranteed data hold range for stop mode <sup>*1</sup>
Data slicer supply voltage	C <sub>V<sub>DD</sub></sub>	4.5	5.5	V	<sup>*5</sup>
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	<sup>*2</sup>
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	<sup>*3</sup>
	V <sub>IHEX</sub>	V <sub>DD</sub> − 0.4	V <sub>DD</sub> + 0.3	V	EXTAL pin <sup>*4</sup>
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	<sup>*2</sup>
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	<sup>*3</sup>
	V <sub>ILEX</sub>	−0.3	0.4	V	EXTAL pin <sup>*4</sup>
Operating temperature	T <sub>OPR</sub>	−20	+75	°C	

<sup>\*1</sup> This device does not enter the stop mode.<sup>\*2</sup> PA, PB, PC, PE0 to PE1, SCL0 to 1, SDA0 to 1 pins.<sup>\*3</sup> INT2, SCK, SO, SI, HS0, HS1, RMC, EC, INT1, HSYNC, VSYNC, RST pins.<sup>\*4</sup> Specifies only during external clock input.<sup>\*5</sup> C<sub>V<sub>DD</sub></sub> and V<sub>DD</sub> should be set to the same voltage.

**Electrical Characteristics****DC characteristics**

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA to PD, PE R, G, B, I, YS, YM	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	PA to PD, PE R, G, B, I, YS, YM, PF0 to PF3, RST <sup>*1</sup>	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
		PD, PF PF4 to PF7 (SCL0, SCL1, SDA0, SDA1)	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 12.0mA			1.5	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.0mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 4.0mA			0.6	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	µA
	I <sub>IHL</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.5		-40	µA
	I <sub>ILR</sub>	RST <sup>*2</sup>	V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-1.5		-400	µA
I/O leakage current	I <sub>Iz</sub>	PA to PE, HSYNC, VSYNC, R, G, B, I, YS, YM, RST <sup>*2</sup>	V <sub>DD</sub> = 5.5V, V <sub>I</sub> = 0, 5.5V			±10	µA
Open drain I/O leakage current (in N-ch Tr OFF state)	I <sub>LOH</sub>	PF0 to PF3	V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 12.0V			50	µA
		PF4 to PF7	V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 5.5V			10	µA
I <sup>2</sup> C bus switch connection impedance (in output Tr OFF state)	R <sub>BS</sub>	SCL0: SCL1 SDA0: SDA1	V <sub>DD</sub> = 4.5V V <sub>SCL0</sub> = V <sub>SCL1</sub> = 2.25V V <sub>SDA0</sub> = V <sub>SDA1</sub> = 2.25V			120	Ω
Supply current	I <sub>DD</sub>	V <sub>DD</sub> <sup>*3</sup>	1/2 frequency dividing clock operation V <sub>DD</sub> = 5.5V, 12MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)		37	50	mA
	I <sub>DDSL</sub>		Sleep mode V <sub>DD</sub> = 5.5V, 12MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)		2.5	5	mA
	I <sub>DDST</sub>		Stop mode <sup>*4</sup> V <sub>DD</sub> = 5.5V, termination of 12MHz oscillation	—	—	—	µA
	I <sub>CVDD</sub>	CV <sub>DD</sub>	V <sub>DD</sub> = 5.5V	—	5.0	10.0	mA
Input capacitance	C <sub>IN</sub>	PA to PE, SCL, SDA, EXLC, EXTAL, VIN, RST	Clock 1MHz 0V for no-measured pins		10	20	pF

<sup>\*1</sup> Specifies RST pin only when the power-on reset circuit is selected with mask option.<sup>\*2</sup> For RST pin, specifies the input current when pull-up resistor is selected, and specifies the leakage current when non-resistor is selected.<sup>\*3</sup> When all output pins are left open. Specifies only when the OSD oscillation is halted.<sup>\*4</sup> This device does not enter the stop mode.




**AC Characteristics****(1) Clock timing**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2		12.0		MHz
System clock input pulse width	t <sub>XL</sub> , t <sub>XH</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise and fall times	t <sub>CR</sub> , t <sub>CF</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t <sub>EH</sub> , t <sub>EL</sub>	EC	Fig. 3	t <sub>sys</sub> *1 + 50			ns
Event count input clock rise and fall times	t <sub>ER</sub> , t <sub>EF</sub>	EC	Fig. 3			20	ms

\*1 Indicates three values according to the contents of the clock control register (CLC: 00FE<sub>h</sub>) upper 2 bits (CPU clock selection).

t<sub>sys</sub> (ns) = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied conditions****Fig. 3. Event count clock timing**


## (2) Serial transfer

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
SCK cycle time	t <sub>KCY</sub>	<u>SCK</u>	Input mode	1000		ns
			Output mode	8000/fc		ns
SCK High and Low level widths	t <sub>KL</sub> t <sub>KH</sub>	<u>SCK</u>	SCK input mode	400		ns
			SCK output mode	4000/fc – 50		ns
SI input setup time (for SCK ↑)	t <sub>SIK</sub>	SI	SCK input mode	100		ns
			SCK output mode	200		ns
SI hold time (for SCK ↑)	t <sub>ksi</sub>	SI	SCK input mode	200		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t <sub>kso</sub>	SO	SCK input mode		200	ns
			SCK output mode		100	ns

Note) The load of SCK output mode and SO output delay time is 50 pF + 1TTL.

Fig. 4. Serial transfer timing




## (3) A/D converter

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						±3	LSB
Zero transition voltage	VZT <sup>*1</sup>		Ta = 25°C VDD = 5.0V Vss = 0V	-10	10	70	mV
Full-scale transition voltage	VFT <sup>*2</sup>			4910	4970	5030	mV
Conversion time	tCONV			160/fADC <sup>*3</sup>			μs
Sampling time	tsAMP			12/fADC <sup>*3</sup>			μs
Analog input voltage	VIAN	AN0 to AN5		0		VDD	V

Fig. 5. Definitions of A/D converter terms



\*1 VZT: Value at which the digital conversion value changes from 00h to 01h and vice versa.

\*2 VFT: Value at which the digital conversion value changes from FEh to FFh and vice versa.



\*3 fADC indicates the below values due to the contents of bit 6 (CKS) of the A/D control register (ADC: 00F9h) and bits 7 (PCK1) and 6 (PCK0) of the clock control register (CLC: 00FEh).

CKS PCK1, 0	0 (ϕ/2 selection)	1 (ϕ selection)
00 (ϕ = fex/2)	fADC = fc/2	fADC = fc
01 (ϕ = fex/4)	fADC = fc/4	fADC = fc/2
11 (ϕ = fex/16)	fADC = fc/16	fADC = fc/8

(4) Interruption, reset input ( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{ss} = 0\text{V}$  reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption High and Low level widths	$t_{IH}$ $t_{IL}$	$\overline{\text{INT0}}$ $\overline{\text{INT1}}$ $\overline{\text{INT2}}$		1		$\mu\text{s}$
Reset input Low level width	$t_{RSL}$	$\overline{\text{RST}}$		32/fc		$\mu\text{s}$


Fig. 6. Interruption input timing

Fig. 7.  $\overline{\text{RST}}$  input timing(5) Power-on reset<sup>\*1</sup> $(T_a = -25$  to  $+75^\circ\text{C}$ ,  $V_{ss} = 0\text{V}$  reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
Power supply rise time	$t_R$	$V_{DD}$	Power-on reset	0.05	50	ms
Power supply cut-off time	$t_{OFF}$		Repeated power-on reset	1		ms

\*1 Specifies only when the power-on reset function is selected.

Fig. 8. Power-on reset





Take care when turning the power on.

(6) I<sup>2</sup>C bus timing(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>ss</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
SCL clock frequency	f <sub>SCL</sub>	SCL		0	100	kHz
Bus-free time before starting transfer	t <sub>BUF</sub>	SDA, SCL		4.7		μs
Hold time for starting transfer	t <sub>HD; STA</sub>	SDA, SCL		4.0		μs
Clock Low level width	t <sub>LOW</sub>	SCL		4.7		μs
Clock High level width	t <sub>HIGH</sub>	SCL		4.0		μs
Setup time for repeated transfers	t <sub>SU; STA</sub>	SDA, SCL		4.7		μs
Data hold time	t <sub>HD; DAT</sub>	SDA, SCL		0*1		μs
Data setup time	t <sub>SU; DAT</sub>	SDA, SCL		250		ns
SDA, SCL rise time	t <sub>R</sub>	SDA, SCL			1	μs
SDA, SCL fall time	t <sub>F</sub>	SDA, SCL			300	ns
Setup time for transfer completion	t <sub>SU; STO</sub>	SDA, SCL		4.7		μs

\*1 The data hold time should be 300ns or more because the SCL rise time (300ns Max.) is not included in it.

Fig. 9. I<sup>2</sup>C bus transfer timingFig. 10. I<sup>2</sup>C bus device recommended circuit



- A pull-up resistor (Rp) must be connected to SDA0 (or SDA1) and SCL0 (or SCL1).
- The SDA0 (or SDA1) and SCL0 (or SCL1) series resistance ( $R_s = 300\Omega$  or less) can be used to reduce the spike noise caused by CRT flashover.

## (7) OSD timing

(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>ss</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
OSD clock frequency	fosc	EXLC XLC	Fig. 12	4	16.5	MHz
H SYNC pulse width	t <sub>HWD</sub>	H SYNC	Fig. 11	1.2		μs
V SYNC pulse width	t <sub>VWD</sub>	V SYNC	Fig. 11	1		H*
H SYNC after-write rise and fall times	t <sub>HCG</sub>	H SYNC	Fig. 11		200	ns
V SYNC before-write rise and fall times	t <sub>VCG</sub>	V SYNC	Fig. 11		1.0	μs

\* H indicates 1H SYNC period.

**Fig. 11. OSD timing****Fig. 12. LC oscillation circuit connection**


\*1 The XLC series resistor can reduce the frequency of occurrence of the undesired radiation.

## (8) Data slicer external circuit

(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>ss</sub> = 0V reference)

Item	Symbol	Pin	Min.	Typ.	Max.	Unit	Remarks
VIN pin coupling capacitance	C <sub>VIN</sub>	VIN		0.1		μF	The B characteristics or more of temperature characteristics is recommended.
Cap pin capacitance	C <sub>cap</sub>	Cap		4700		pF	The B characteristics or more of temperature characteristics is recommended.
PLL low-pass filter capacitance	C <sub>LPF</sub>	LFC1, LFC2		0.47		μF	The B characteristics or more of temperature characteristics is recommended.
Composite video signal input	Video In	VIN		2.0		V <sub>p-p</sub>	

Fig. 13. Data slicer external recommended circuit




## [Recommended Constant]

R<sub>1</sub> = 220Ω (error: 5%; allowable power dissipation: 1/8W or more)R<sub>2</sub> = 1MΩ (error: 5%; allowable power dissipation: 1/8W or more)C<sub>1</sub> = 1200pF (ceramic), the B characteristics or more of temperature characteristics is recommended.

## Appendix

**Fig. 14. SPC 700 Series recommended oscillation circuit**





Manufacture	Model	f <sub>c</sub> (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	R <sub>d</sub> ( $\Omega$ )	Circuit example
RIVER ELETEC CO., LTD.	HC-49/U03	12.0	5	5	0*1	(i)
KINSEKI LTD.	HC-19/U (-S)	12.0	15	15	0*1	(i)

\*1 The XTAL series resistor can reduce the effect of the noise caused by the electrostatic discharge.

**Mask Option Table**


Item	Content	
Reset pin pull-up resistor	Non-existent	Existen
Power-on reset circuit	Non-existent	Existen

**Fig. 15. Characteristic curves****Parameter curve for OSD oscillation L vs. C**  
(theoretically calculated value)

## Package Outline

Unit: mm

64PIN SDIP (PLASTIC) 750mil




## PACKAGE STRUCTURE

SONY CODE	SDIP-64P-01
EIAJ CODE	SDIP064-P-0750-A
JEDEC CODE	_____

MOLDING COMPOUND	EPOXY / PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	8.6g

64PIN QFP(PLASTIC)



## PACKAGE STRUCTURE

SONY CODE	QFP-64P-L01
EIAJ CODE	QFP064-P-1420
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.5g