查询CY62137V供应商

YPRESS

捷多邦,专业PCB打样工厂,24小时加急出货

CY62137V MoBL®

2-Mbit (128K x 16) Static RAM

Features

- Temperature Ranges
 - Commercial: 0°C to 70°C
 - -Industrial: -40°C to 85°C
 - Automotive: -40°C to 125°C
- High Speed: 55 ns and 70 ns
- Wide voltage range: 2.7V–3.6V
- Ultra-low active, standby power
- · Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- · CMOS for optimum speed/power
- Package Available in a standard 44-pin TSOP Type II (forward pinout) package

Functional Description^[1]


dzsc.com

The CY62137V is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life[®] (MoBL[®]) in portable applications such as cellular telephones. The device

also has an automatic power-down feature that reduces power consumption by 99% when addresses are not toggling. The device can also be <u>put</u> into standby mode when deselected (CE HIGH) or when CE is LOW and both BLE and BHE are HIGH. The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (B<u>HE</u>, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on the</u> address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.



1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Product Portfolio

							Power Dis	sipation	
			V _{CC} Range (\	/)	Speed	Operat (m	ing, I _{CC} nA)	Standb (µA	y, I _{SB2} \)
Pro	duct	Min.	Typ. ^[3]	Max.	(ns)	Typ. ^[3]	Max.	Typ . ^[3]	Max.
CY62137VLL	Industrial	2.7	3.0	3.6	55	7	20	1	15
CY62137VSL	1				55	7	20	1	5
CY62137VLL	1				70	7	15	1	15
CY62137VSL]				70	7	15	1	5
CY62137VLL	Automotive				70	7	15	1	20

Pin Configurations

TSOP II (Forward) —		1
Top View	´A₄ ⊑ 1	44	$\Box A_5$
	A3 🗆 2	43	$\Box A_6$
	A ₂ □ 3	42	A7
	A ₁ 🗆 4	41	D OE
	A₀ 🗆 5	40	BHE
	CE 🗆 6	39	BLE
	I/O ₀ □ 7	38	I/O ₁₅
	I/O ₁ □ 8	37	□ I/O ₁₄
	I/O ₂	36	I/O ₁₃
	I/O ₃ 🗌 10	35	I/012
	V _{CC} [11	34	□ V _{SS} ¹²
	V _{SS} [12	33	□ V _{CC}
	I/O ₄ 🗌 13	32	I/O ₁₁
	I/O ₅ _ 14	31	I/O ₁₀
	I/O ₆ 15	30	1/O ₉
	I <u>/O7</u> L 16	29	□ I/O ₈
		28	₽ NC
	$A_{16} = 18$	27	A_8
	A ₁₅ 19 A ₁₄ 20	26	A_9
		25	A ₁₀
	15	24 23	
	A ₁₂ L ²²	23	Рис

Pin Definitions

Pin Number	Туре	Description
1-5, 18-22, 24-27, 42-45	Input	A ₀ -A ₁₆ . Address Inputs
7-10, 13-16, 29-32, 35-38	Input/Output	I/O ₀ -I/O ₁₅ . Data lines. Used as input or output lines depending on operation
23	No Connect	NC. This pin is not connected to the die
17	Input/Control	WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted
6	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
39, 40	Input/Control	BHE , BLE . BHE = LOW selects higher order byte WRITEs or READs on the SRAM.BLE = LOW selects lower order byte WRITEs or READs on the SRAM
41	Input/Control	OE . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins
12, 34	Ground	Vss. Ground for the device
11, 33	Power Supply	Vcc. Power supply for the device

Notes: 2. NC pins are not connected on the die. 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(TYP)}., T_A = 25°C.



Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage to Ground Potential0.5V to +4.6V
DC Voltage Applied to Outputs in High-Z State ^[4] 0.5V to V_{CC} + 0.5V DC Input Voltage ^[4] 0.5V to V_{CC} + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	. > 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Industrial	–40°C to +85°C	2.7V to 3.6V
Automotive	–40°C to +125°C	2.7V to 3.6V

Electrical Characteristics Over the Operating Range

					C	Y62137V	-55	CY	′62137V	-70	
Parameter	Description	Test Co	ondition	S	Min.	Typ . ^[3]	Max.	Min.	Typ . ^[3]	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	$V_{\rm CC} = 2$	2.7V	2.4			2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	$V_{\rm CC} = 2$	2.7V			0.4			0.4	V
V _{IH}	Input HIGH Voltage				2.2		V _{CC} + 0.5V	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage				-0.5		0.8	-0.5		0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			-1		+1	-1		+1	μA
I _{OZ}	Output Leakage Current	GND <u>≤</u> V _O <u>≤</u> V _{CC} , Output Disabled			-1		+1	-1		+1	μA
Icc	V _{CC} Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ f = f _{MAX} = 1/t _{RC} , CMOS Levels	V _{CC} = :	3.6V		7	20		7	15	mA
		I _{OUT} = 0 mA, f = 1 MHz, CMOS Levels				1	2		1	2	mA
I _{SB1}	Automatic CE Power-down Current— CMOS Inputs	$\label{eq:cell} \begin{array}{l} \hline CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ V_{IN} \leq 0.3V, f = f_{MAX} \end{array}$	V _{CC} = 3	3.6V			100			100	μΑ
I _{SB2}	Automatic CE	$\overline{CE} \ge V_{CC} - 0.3V$		LL		1	15		1	15	
	Power-down Current— CMOS	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$, f = 0	3.6V	Automotive					1	20	
	Inputs	$V_{\rm IN} \le 0.30, 1 = 0$		SL		1	5		1	5	

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Thermal Resistance


Description	Test Conditions	Symbol	TSOPII	Unit
[6]	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	Θ_{JA}	60	°C/W
Thermal Resistance (Junction to Case) ^[5]		Θ _{JC}	22	°C/W

Notes:

V_{IL}(min.) = -2.0V for pulse durations less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms




Parameters	3.0V	Unit
R1	1105	Ohms
R2	1550	Ohms
R _{TH}	645	Ohms
V _{TH}	1.75	Volts

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	Typ . ^[3]	Max.	Unit
V _{DR}	V _{CC} for Data Retention			1.0			V
I _{CCDR}	Data Retention Current	$V_{CC} = 1.0V, \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge V_{CC} - 0.3V$	LL		0.5	7.5	μA
		or $V_{IN} \le 0.3V$; No input may exceed; V_{CC} +0.3V	Automotive			10	
			SL		0.5	5	
t _{CDR} ^[5]	Chip Deselect to Data Retention Time			0			ns
t _R	Operation Recovery Time			70			ns

Data Retention Waveform





70 ns 55 ns Parameter Description Min. Max. Min. Max. Unit **Read Cycle** Read Cycle Time 55 70 ns t_{RC} Address to Data Valid 55 70 ns t_{AA} Data Hold from Address Change 10 10 ns t_{OHA} CE LOW to Data Valid 55 70 ns t_{ACE} OE LOW to Data Valid 25 35 ns t_{DOE} OE LOW to Low-Z^[7] 5 5 ns t_{LZOE} OE HIGH to High-Z^[7, 8] 25 25 ns t_{HZOE} CE LOW to Low-Z^[7] 10 10 t_{LZCE} ns CE HIGH to High-Z^[7, 8] 25 25 ns t_{HZCE} CE LOW to Power-up 0 0 ns t_{PU} CE HIGH to Power-down 55 70 t_{PD} ns BHE / BLE LOW to Data Valid 70 55 ns t_{DBE} t_{LZBE} ⁽⁹⁾ BHE / BLE LOW to Low-Z 5 5 ns BHE / BLE HIGH to High-Z 25 25 ns t_{HZBE} Write Cycle^[10, 11] Write Cycle Time 70 55 ns t_{WC} CE LOW to Write End 45 60 ns t_{SCE} Address Set-up to Write End 45 60 ns t_{AW} Address Hold from Write End 0 0 ns t_{HA} Address Set-up to Write Start 0 0 ns t_{SA} WE Pulse Width 40 50 ns t_{PWE} Data Set-up to Write End 25 30 ns t_{SD} Data Hold from Write End 0 0 ns t_{HD} WE LOW to High-Z^[7, 8] 20 25 ns t_{HZWE} WE HIGH to Low-Z^[7] 5 10 ns t_{LZWE} BHE / BLE LOW to End of Write 50 60 ns t_{BW}

Switching Characteristics Over the Operating Range ^[6]

Notes:


Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to V_{CC} typ., and output loading of the specified 6. I_{OL}/I_{OH} and 30 pF load capacitance.

1_{OL}/1_{OH} and 30 pF load capacitance.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
8. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
9. If both byte enables are toggled together this value is 10 ns.
10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.


CYPRESS=

CY62137V MoBL[®]

Switching Waveforms



Read Cycle No. 2 [13, 14]




Notes:

Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)



Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled)^[10, 15, 16]

Write Cycle No. 2 (CE Controlled)^[10, 15, 16]




Notes:

Data I/O is high-impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)



Write Cycle No. 3 (WE Controlled, $\overline{\text{OE}} \text{ LOW}$)^[11, 16]








Typical DC and AC Characteristics

20

10

1.0



I


I

SUPPLY VOLTAGE (V)

1.9

2.7 2.8

3.7



Truth Table


CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O _O –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	L	L	High-Z	Deselect/Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High-Z	Deselect/Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High-Z	Deselect/Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Write	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62137VLL-55ZI	Z44	44-pin TSOP II	Industrial
	CY62137VSL-55ZI			
70	CY62137VLL-70ZI			
	CY62137VSL-70ZI			
	CY62137VLL-70ZE			Automotive

Package Diagrams



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



CY62137V MoBL®

Document Title: CY62137V MoBL[®] 2M (128K x 16) Static RAM Document Number: 38-05051

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109960	10/03/01	SZV	Changed from Spec number: 38-00738 to 38-05051
*A	116788	09/04/02		Added footnote number one. Added SL power bin. Deleted fBGA package; replacement fBGA package is available in CY62137CV30.
*В	237428	See ECN	AJU	Added Automotive product information