

CY62146V MoBL®

# 4M (256K x 16) Static RAM

#### **Features**

- Wide voltage range: 2.7V-3.6V
- Ultra-low active, standby power
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Package available in a standard 44-Pin TSOP Type II (forward pinout) package


#### Functional Description[1]

The CY62146V is a high-performance CMOS static RAM organized as 256K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>®</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when

deselected ( $\overline{\text{CE}}$  HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH), BHE and BLE are disabled ( $\overline{\text{BHE}}$ , BLE HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{17}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.




For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Synress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-26



### **Pin Configurations**



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +4.6V

DC Voltage Applied to Outputs in High-Z State  $^{[2]}$  ......-0.5V to  $\rm V_{CC}$  + 0.5V

DC Input Voltage<sup>[2]</sup>.....-0.5V to VCC + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	. >200 mA

## **Operating Range**

		Ambient Temperature	v <sub>cc</sub>
	Industrial	–40°C to +85°C	2.7V to 3.6V

#### **Product Portfolio**

						Pow	er Dissipati	ion
	V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> , (mA)		Standby I <sub>SB2</sub> , (μA)		
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[3]</sup>	V <sub>CC(max.)</sub>	(ns)	Typ. <sup>[3]</sup>	Maximum	<b>Typ</b> . <sup>[3]</sup>	Maximum
CY62146VLL	2.7	3.0	3.6	70	7	15	2	20

#### Notes:

- V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.

  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



### **Electrical Characteristics** Over the Operating Range

					CY62146V-	70		
Parameter	Description	Test Cond	Test Conditions		<b>Typ.</b> <sup>[3]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.7V	2.4			V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CC</sub> = 3.6V	2.2		V <sub>CC</sub> + 0.5V	V	
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	•	-1	<u>+</u> 1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , O	$GND \le V_O \le V_{CC}$ , Output Disabled			+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC},$ CMOS Levels	V <sub>CC</sub> = 3.6V		7	15	mA	
		I <sub>OUT</sub> = 0 mA, f = 1 M CMOS Levels	Hz,		1	2	mA	
I <sub>SB1</sub>	Automatic CE Power-down Current— CMOS Inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			2	20	μА	
I <sub>SB2</sub>	Automatic CE Power-down Current— CMOS Inputs		V <sub>CC</sub> = 3.6V					


# Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

### **Thermal Resistance**

Parameter	Description	Test Conditions	BGA	TSOPII	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[4]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	55	60	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case) <sup>[4]</sup>		16	22	°C/W

### **AC Test Loads and Waveforms**



4. Tested initially and after any design or process changes that may affect these parameters.




Parameter	3.0V	Unit
R1	1105	Ohms
R2	1550	Ohms
R <sub>TH</sub>	645	Ohms
V <sub>TH</sub>	1.75	V

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[3]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention)		1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}$ = 1.0V, $\overline{CE} \ge V_{CC} - 0.3$ V, $V_{IN} \ge V_{CC} - 0.3$ V or $V_{IN} \le 0.3$ V; No input may exceed $V_{CC} + 0.3$ V		1	10	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[5]</sup>	Operation Recovery Time		70			ns

#### **Data Retention Waveform**



# Switching Characteristics Over the Operating Range [6]

		70	ns ns		
Parameter	Description	Min.	Max.	Unit	
Read Cycle		•	•		
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns	
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[7, 8]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8]</sup>		20	ns	
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[7]</sup>	10		ns	
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[7, 8]</sup>		20	ns	
t <sub>PU</sub>	CE LOW to Power-up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-down		70	ns	
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid		35	ns	
t <sub>LZBE</sub>	BHE / BLE LOW to Low-Z	5		ns	
t <sub>HZBE</sub>	BHE / BLE HIGH to High-Z		20	ns	
Write Cycle <sup>[9, 10]</sup>	·	<u>'</u>	1		
t <sub>WC</sub>	Write Cycle Time	70		ns	

#### Notes:

- Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 10 \,\mu s$  or stable  $V_{CC(min.)} \ge 10 \,\mu s$ . Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified

- lest conditions assume signal transition time or 5 ns or less, timing reference levels of 1.5v, input pulse levels of 0 to v<sub>CC(typ.)</sub>, and output loading of the specified log. Inc./I<sub>OH</sub> and 30 pF load capacitance.
   At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
   t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
   The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
   The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# Switching Characteristics Over the Operating Range (continued)<sup>[6]</sup>


		7(	0 ns	
Parameter	Description	Min.	Max.	Unit
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Set-up to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	40		ns
t <sub>BW</sub>	BHE / BLE Pulse Width	60		ns
t <sub>SD</sub>	Data Set-up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[7, 8]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	10		ns

# **Switching Waveforms**

# Read Cycle No. 1 $^{[11, 12]}$



# Read Cycle No. 2 $^{[12, 13]}$



#### Notes:

- Device is continuously selected. OE, CE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.

 $t_{HD}$ 




# Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{\text{WE}}$ Controlled) $^{[9, 14, 15]}$ $t_{\text{WC}}$ **ADDRESS** CE $t_{AW}$ $t_{SA}$ $t_{PWE}$ WE BHE/BLE

 $t_{SD}$ 

DATAN VALID





#### Notes:


DATA I/O

- 14. Data I/O is high-impedance if OE = V<sub>IH</sub>.
   15. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   16. During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[10,\ 15]}$





# Write Cycle No. 4 $\overline{(BHE/BLE}$ Controlled, $\overline{OE}$ LOW $^{[16]}$






# **Typical DC and AC Characteristics**







### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	اـ	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> -I/O <sub>15</sub> ); I/O <sub>0</sub> -I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Х	X	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62146VLL-70ZI	Z44	44-pin TSOP II	Industrial


## **Package Diagram**


#### 44-Pin TSOP II Z44

D[MENS][IN MM (INCH) MAX MIN.









MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document Title: CY62146V MoBL <sup>®</sup> 4M (256K x 16) Static RAM Document Number: 38-05159				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109963	10/02/01	SZV	Change from Spec number: 38-00647 to 38-05159
*A	116594	09/04/02	GBI	Added footnote 1. Deleted fBGA package; replacement fBGA package is available in CY62146CV30.