

# CY7C1371D CY7C1373D

# 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL™ Architecture

## Features

- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
- Supports up to 133-MHz bus operations with zero wait states
  - Data is transferred on every clock
- Pin-compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- · Registered inputs for flow through operation
- · Byte Write capability
- 3.3V/2.5V IO power supply (V<sub>DDQ</sub>)
- · Fast clock-to-output times
  - 6.5 ns (for 133-MHz device)
- Clock Enable (CEN) pin to enable clock and suspend operation
- · Synchronous self-timed writes
- · Asynchronous Output Enable
- Available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non-Pb-free 119-Ball BGA and 165-Ball FBGA package.
- · Three chip enables for simple depth expansion
- Automatic Power down feature available using ZZ mode or CE deselect
- · IEEE 1149.1 JTAG-Compatible Boundary Scan
- · Burst Capability linear or interleaved burst order
- · Low standby power

## **Selection Guide**

# 133 MHz100 MHzUnitMaximum Access Time6.58.5nsMaximum Operating Current210175mAMaximum CMOS Standby Current7070mA

# Functional Description<sup>[1]</sup>

The CY7C1371D/CY7C1373D is a 3.3V, 512K x 36/1M x 18 Synchronous flow through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations with no wait state insertion. The CY7C1371D/CY7C1373D is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of <u>the clock</u>. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two or four Byte Write Select  $(BW_X)$  and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.


Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

Note:


1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.



# Logic Block Diagram – CY7C1371D (512K x 36)




## Logic Block Diagram – CY7C1373D (1M x 18)





## **Pin Configurations**


**100-Pin TQFP Pinout** 





## Pin Configurations (continued)







# Pin Configurations (continued)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	Α	Α	А	Α	Α	V <sub>DDQ</sub>
В	NC/576M	CE <sub>2</sub>	А	ADV/LD	А	CE <sub>3</sub>	NC
С	NC/1G	А	А	V <sub>DD</sub>	А	Α	NC
D	DQ <sub>C</sub>	DQP <sub>C</sub>	V <sub>SS</sub>	NC	$V_{SS}$	DQPB	DQ <sub>B</sub>
E	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	CE <sub>1</sub>	$V_{SS}$	DQB	DQ <sub>B</sub>
F	V <sub>DDQ</sub>	DQ <sub>C</sub>	$V_{SS}$	OE	$V_{SS}$	DQB	V <sub>DDQ</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	BW <sub>C</sub>	А	BWB	DQB	DQ <sub>B</sub>
н	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{SS}$	WE	$V_{SS}$	DQB	DQB
J	V <sub>DDQ</sub>	$V_{DD}$	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
К	DQD	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	DQA	DQA
L	DQD	$DQ_D$	BWD	NC	BWA	DQA	DQA
М	V <sub>DDQ</sub>	$DQ_D$	V <sub>SS</sub>	CEN	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>
Ν	DQD	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	DQA	DQ <sub>A</sub>
Р	DQD	DQP <sub>D</sub>	$V_{SS}$	A0	$V_{SS}$	DQPA	DQA
R	NC/144M	А	MODE	V <sub>DD</sub>	NC	A	NC/288M
Т	NC	NC/72M	А	А	А	NC/36M	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

# 119-Ball BGA Pinout CY7C1371D (512K x 36)

# CY7C1373D (1Mx 18)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	А	А	А	V <sub>DDQ</sub>
В	NC/576M	CE <sub>2</sub>	А	ADV/LD	А	$\overline{CE}_3$	NC
С	NC/1G	А	А	V <sub>DD</sub>	А	А	NC
D	DQB	NC	$V_{SS}$	NC	$V_{SS}$	DQPA	NC
Е	NC	DQ <sub>B</sub>	V <sub>SS</sub>	$\overline{CE}_1$	$V_{SS}$	NC	DQA
F	$V_{DDQ}$	NC	$V_{SS}$	ŌE	$V_{SS}$	DQ <sub>A</sub>	V <sub>DDQ</sub>
G	NC	DQB	BWB	Α	NC	NC	DQA
н	DQB	NC	$V_{SS}$	WE	$V_{SS}$	DQ <sub>A</sub>	NC
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
к	NC	$DQ_B$	$V_{SS}$	CLK	$V_{SS}$	NC	DQA
L	DQB	NC	NC	NC	BWA	DQA	NC
Μ	V <sub>DDQ</sub>	DQB	V <sub>SS</sub>	CEN	$V_{SS}$	NC	V <sub>DDQ</sub>
Ν	DQB	NC	V <sub>SS</sub>	A1	$V_{SS}$	DQ <sub>A</sub>	NC
Р	NC	DQPB	$V_{SS}$	A0	$V_{SS}$	NC	DQ <sub>A</sub>
R	NC/144M	А	MODE	V <sub>DD</sub>	NC	А	NC/288M
Т	NC/72M	А	А	NC/36M	А	А	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>



# Pin Configurations (continued)

# 165-Ball FBGA Pinout

# CY7C1371D (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BW <sub>C</sub>	$\overline{BW}_{B}$	$\overline{CE}_3$	CEN	ADV/LD	А	Α	NC
В	NC/1G	А	CE2	BWD	BWA	CLK	WE	OE	А	А	NC
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQP <sub>B</sub>
D	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>B</sub>	DQ <sub>B</sub>
E	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
F	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
к	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
L	DQ <sub>D</sub>	DQ <sub>D</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	DQ <sub>A</sub>
М	DQD	DQD	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	DQ <sub>A</sub>
Ν	DQPD	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQP <sub>A</sub>
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	Α	А	А	NC/288M
R	MODE	NC/36M	А	А	TMS	A0	TCK	A	А	А	А

# CY7C1373D (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWB	NC	CE <sub>3</sub>	CEN	ADV/LD	А	А	А
В	NC/1G	А	CE2	NC	BWA	CLK	WE	OE	А	А	NC
С	NC	NC	$V_{DDQ}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPA
D	NC	DQB	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ <sub>A</sub>
E	NC	DQB	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ <sub>A</sub>
F	NC	DQB	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA
G	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ <sub>A</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	NC	NC	ZZ
J	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
K	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
L	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
М	DQB	NC	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
Ν	DQPB	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	NC
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	Α	А	А	NC/288M
R	MODE	NC/36M	А	А	TMS	A0	TCK	А	А	А	А



# **Pin Definitions**

Name	ю	Description					
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK. A <sub>[1:0]</sub> are fed to the two-bit burst counter.					
$\overline{\underline{BW}}_{A}, \overline{\underline{BW}}_{B}$ $\overline{BW}_{C}, \overline{BW}_{D}$	Input- Synchronous	Byte Write Inputs, Active LOW. Qualified with $\overline{WE}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.					
WE	Input- Synchronous	Write Enable Input, Active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.					
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address.					
CLK	Input- Clock	<b>Clock Input</b> . Used to <u>cap</u> ture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.					
CE <sub>1</sub>	Input- Synchronous	<b>Chip Enable 1 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.					
CE <sub>2</sub>	Input- Synchronous	<b>Chip Enable 2 Input, Active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction $CE_1$ and $CE_3$ to select/deselect the device.					
CE <sub>3</sub>	Input- Synchronous	<b><u>Chip</u> Enable 3 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.					
ŌĒ	Input- Asynchronous	<b>Output Enable, asynchronous input, Active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the IO pins. When LOW, the IO pins are allowed to behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.					
CEN	Input- Synchronous	<b>Clock Enable Input, Active LOW</b> . When asserted LOW the Clock signal is recognized by the SRAM. When deasserted <u>HIG</u> H the Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.					
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.					
DQ <sub>s</sub>	IO- Synchronous	<b>Bidirectional Data IO lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, $DQ_s$ and $DQP_{[A:D]}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.					
DQP <sub>X</sub>	IO- Synchronous	Bidirectional Data Parity IO Lines. Functionally, these signals are identical to DQ <sub>s</sub> .					
MODE	Input Strap Pin	<b>Mode Input. Selects the burst order of the device.</b> When tied to Gnd selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.					
V <sub>DD</sub>	Power Supply	Power supply inputs to the core of the device.					
V <sub>DDQ</sub>	IO Power Supply	Power supply for the IO circuitry.					
V <sub>SS</sub>	Ground	Ground for the device.					



## Pin Definitions (continued)

Name	ю	Description
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin must be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
тск	JTAG- Clock	<b>Clock input to the JTAG circuitry</b> . If the JTAG feature is not being used, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	-	<b>No Connects</b> . Not internally connected to the die. NC/(36 M, 72 M, 144 M, 288M, 576M, 1G)are address expansion pins and are not internally connected to the die.

## **Functional Overview**

The CY7C1371D/CY7C1373D is a synchronous flow through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables  $(\overline{CE}_1, CE_2, CE_3)$  active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the Write Enable (WE). BW<sub>X</sub> can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD must be driven LOW after the device has been deselected to load a new address for the next operation.

## Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are ALL asserted active
- The Write Enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW.

The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tri-stated immediately.

#### **Burst Read Accesses**

The CY7C1371D/CY7C1373D has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use  $A_0$  and  $A_1$  in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>21</sub> and CE<sub>3</sub> are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP<sub>X</sub>.

On the next clock rise the data presented to DQs and  $\text{DQP}_X$  (or a subset for byte write operations, see truth table for



details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.

<u>The</u> data written during the Write operation is controlled by  $BW_X$  signals. The CY7C1371D/CY7C1373D provides byte write capability that is described in the truth table. Asserting the Write Enable input (WE) with the selected Byte Write Select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1371D/CY7C1373D is a common IO device, data must not be driven into the device while the outputs are active. The Output Enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQs and DQP<sub>X</sub> inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQP<sub>X</sub> are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

#### Burst Write Accesses

The CY7C1371D/CY7C1373D has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four <u>Write</u> operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Access section above. When ADV/LD is <u>driven HIGH on the subsequent clock</u> rise, the Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct BW<sub>X</sub> inputs must be driven in each cycle of the burst write, to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two

clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $CE_1$ ,  $CE_2$ , and  $CE_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

## Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1: A0	Address Address		Fourth Address A1: A0		
00	01	10	11		
01	00	11	10		
10	10 11		01		
11	11 10		00		

## Linear Burst Address Table (MODE = GND)

First Address A1: A0	Address Address		Fourth Address A1: A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		80	mA
t <sub>zzs</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>zzrec</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

## **ZZ Mode Electrical Characteristics**



## Truth Table<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used		CE <sub>2</sub>		ZZ	ADV/LD	WE	BWx	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Continue Deselect Cycle	None	Х	Х	Х	L	Н	Х	Х	Х	L	L->H	Tri-State
Read Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-State
Dummy Read (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
Write Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tri-State
Write Abort (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tri-State
Ignore Clock Edge (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-
Sleep Mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

## Partial Truth Table for Read/Write<sup>[2, 3, 9]</sup>

Function (CY7C1371D)	WE	BWA	BWB	BWc	BWD
Read	Н	Х	Х	Х	Х
Write No bytes written	L	н	Н	н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	н	Н
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L	Н	Н
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	н	Н	н	L
Write All Bytes	L	L	L	L	L

## Partial Truth Table for Read/Write<sup>[2, 3, 9]</sup>

Function (CY7C1373D)	WE	BWA	BWB
Read	Н	Х	х
Write - No bytes written	L	Н	Н
Write Byte A – $(DQ_A \text{ and } DQP_A)$	L	L	Н
Write Byte B – $(DQ_B \text{ and } DQP_B)$	L	Н	L
Write All Bytes	L	L	L

Notes:

3. Write is defined by  $\overline{BW}_X$ , and  $\overline{WE}$ . See truth table for Read/Write.

5. The DQs and DQR<sub>X</sub> pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock. 6.  $\overline{CEN} = H$ , inserts wait states.

7. Device powers up deselected and the IOs in a tri-state condition, regardless of OE.

X = "Don't Care." H = Logic HIGH, L = Logic LOW. BW<sub>X</sub> = 0 signifies at least one Byte Write Select is active, BW<sub>X</sub> = Valid signifies that the desired byte write selects are asserted, see truth table for details.

<sup>4.</sup> When a write cycle is detected, all IOs are tri-stated, even during byte writes.

<sup>8.</sup>  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = Tri-state when  $\overline{OE}$  is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when  $\overline{OE}$  is active. 9. Table only lists a partial listing of the byte write combinations. Any Combination of  $\overline{BW}_X$  is valid Appropriate write is based on which byte write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1371D/CY7C1373D incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V IO logic levels.

The CY7C1371D/CY7C1373D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull up resistor. TDO must be left unconnected. Upon power up, the device is up in a reset state which does not interfere with the operation of the device.

## TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

## **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE



instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the IO ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is supplied a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture <u>all</u> other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the



boundary scan path when multiple devices are connected together on a board.

#### EXTEST Output Bus Tri-State

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.


The boundary scan register has a special bit located at bit #85 (for 119-BGA package) or bit #89 (for 165-fBGA package). When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.

**TAP** Timing

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.





# TAP AC Switching Characteristics Over the Operating Range<sup>[10, 11]</sup>


Parameter	Description	Min	Max	Unit		
Clock	Clock					
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns		
t <sub>TF</sub>	TCK Clock Frequency		20	MHz		
t <sub>TH</sub>	TCK Clock HIGH time	20		ns		
t <sub>TL</sub>	TCK Clock LOW time	20		ns		
Output Times						
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns		
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns		
Setup Times						
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns		
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns		
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns		
Hold Times						
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns		
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns		
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns		



# 3.3V TAP AC Test Conditions

Input pulse levels	
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage.	1.5V


# 3.3V TAP AC Output Load Equivalent



# 2.5V TAP AC Test Conditions

Input pulse level	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	
Output reference levels	1.25V
Test load termination supply voltage	1.25V

# 2.5V TAP AC Output Load Equivalent



## TAP DC Electrical Characteristics And Operating Conditions

(0°C < TA < +70°C; VDD = 3.3V ±0.165V unless otherwise noted)<sup>[12]</sup>

Parameter	Description	Description	Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3V	2.4		V
		I <sub>OH</sub> = –1.0 mA	V <sub>DDQ</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 3.3V	2.9		V
			V <sub>DDQ</sub> = 2.5V	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3V		0.4	V
		I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5V		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3V		0.2	V
			V <sub>DDQ</sub> = 2.5V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 3.3V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 3.3V	-0.5	0.7	V
			V <sub>DDQ</sub> = 2.5V	-0.3	0.7	V
Ι <sub>Χ</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	·	-5	5	μA



# **Identification Register Definitions**

Instruction Field	CY7C1371D (512K X 36)	CY7C1373D (1M X 18)	Description
Revision Number (31:29)	000	000	Describes the version number
Device Depth (28:24)	01011	01011	Reserved for internal use
Device Width (23:18)	001001	001001	Defines memory type and architecture
Cypress Device ID (17:12)	100101	010101	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

# Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-Ball BGA package)	85	85
Boundary Scan Order (165-Ball FBGA package)	89	89

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# 119-Ball BGA Boundary Scan Order [13, 14]

Bit #	Ball ID
1	H4
2	T4
3	T5
4	T6
5	R5
6	L5
7	R6
8	U6
9	R7
10	T7
11	P6
12	N7
13	M6
14	L7
15	K6
16	P7
17	N6
18	L6
19	K7
20	J5
21	H6
22	G7

Bit #	Ball ID
23	F6
24	E7
25	D7
26	H7
27	G6
28	E6
29	D6
30	C7
31	B7
32	C6
33	A6
34	C5
35	B5
36	G5
37	B6
38	D4
39	B4
40	F4
41	M4
42	A5
43	K4
44	E4

Bit #	Ball ID
45	G4
46	A4
47	G3
48	C3
49	B2
50	B3
51	A3
52	C2
53	A2
54	B1
55	C1
56	D2
57	E1
58	F2
59	G1
60	H2
61	D1
62	E2
63	G2
64	H1
65	J3
66	2K

Bit #	Ball ID
67	L1
68	M2
69	N1
70	P1
71	K1
72	L2
73	N2
74	P2
75	R3
76	T1
77	R1
78	T2
79	L3
80	R2
81	Т3
82	L4
83	N4
84	P4
85	Internal

Notes: 13. Balls which are NC (No Connect) are pre-set LOW. 14. Bit# 85 is pre-set HIGH.



# 165-Ball BGA Boundary Scan Order <sup>[13, 15]</sup>

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11
26	E11
27	D11
28	G10
29	F10
30	E10

Bit #	Ball ID		
31	D10		
32	C11		
33	A11		
34	B11		
35	A10		
36	B10		
37	A9		
38	B9		
39	C10		
40	A8		
41	B8		
42	A7		
43	B7		
44	B6		
45	A6		
46	B5		
47	A5		
48	A4		
49	B4		
50	B3		
51	A3		
52	A2		
53	B2		
54	C2		
55	B1		
56	A1		
57	C1		
58	D1		
59	E1		
60	F1		

Bit #	Ball ID			
61	G1			
62	D2			
63	E2			
64	F2			
65	G2			
66	H1			
67	H3			
68	J1			
69	K1			
70	L1			
71	M1			
72	J2			
73	K2			
74	L2			
75	M2			
76	N1			
77	N2			
78	P1			
79	R1			
80	R2			
81	P3			
82	R3			
83	P2			
84	R4			
85	P4			
86	N5			
87	P6			
88	R6			
89	Internal			



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied–55°C to +125°C
Supply Voltage on $V_{DD}$ Relative to GND–0.5V to +4.6V
Supply Voltage on $V_{DDQ}$ Relative to GND –0.5V to +V_{DD}
DC Voltage Applied to Outputs in Tri-State0.5V to $V_{DDQ}$ + 0.5V

DC Input Voltage	.–0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)	
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001V
Latch up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V – 5%/+10%	
Industrial	–40°C to +85°C		to V <sub>DD</sub>

# **Electrical Characteristics**

Over the Operating Range<sup>[16, 17]</sup>

Parameter	Description	Test Conditions			Max	Unit
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V	
V <sub>DDQ</sub>	IO Supply Voltage	for 3.3V IO			V <sub>DD</sub>	V
		for 2.5V IO		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V IO, I <sub>OH</sub> = -4.0 mA		2.4		V
		for 2.5V IO, I <sub>OH</sub> = –1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V IO, I <sub>OL</sub> = 8.0 mA			0.4	V
		for 2.5V IO, I <sub>OL</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[16]</sup>	for 3.3V IO		2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V IO		1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[16]</sup>	for 3.3V IO		-0.3	0.8	V
		for 2.5V IO		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>				μA
		Input = V <sub>DD</sub>			5	μA
	Input Current of ZZ	Input = V <sub>SS</sub>				μA
		Input = V <sub>DD</sub>			30	μA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply				210	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	10 ns cycle, 100 MHz		175	mA
I <sub>SB1</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	7.5 ns cycle, 133 MHz		140	mA
	Power down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ f = f <sub>MAX</sub> , inputs switching	10 ns cycle, 100 MHz		120	mA
I <sub>SB2</sub>	Automatic CE Power down Current—CMOS Inputs	$ \begin{array}{l} V_{DD} = Max, \mbox{ Device Deselected}, \\ V_{IN} \leq 0.3V \mbox{ or } V_{IN} \geq V_{DD} - 0.3V, \\ f = 0, \mbox{ inputs static} \end{array} \mbox{ All speeds} $			70	mA
I <sub>SB3</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected, or	7.5 ns cycle, 133 MHz		130	mA
	Power down Current—CMOS Inputs	$V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ f = f <sub>MAX</sub> , inputs switching	10 ns cycle, 100 MHz		110	mA
I <sub>SB4</sub>	Automatic CE Power down Current—TTL Inputs	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max, \mbox{ Device Deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \mbox{ V or } V_{IN} \leq _{0.3 \mbox{ V}}, \mbox{ f =} \\ 0, \mbox{ inputs static } \end{array}$	All Speeds		80	mA

#### Notes:

16. Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 17.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Capacitance<sup>[18]</sup>


Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	8	9	pF
C <sub>CLK</sub>	Clock Input Capacitance	V <sub>DD</sub> = 3.3V V <sub>DDQ</sub> = 2.5V	5	8	9	pF
C <sub>IO</sub>	Input/Output Capacitance		5	8	9	pF

## Thermal Resistance<sup>[18]</sup>


Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures	28.66	23.8	20.7	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)	for measuring thermal impedance, according to EIA/JESD51.	4.08	6.2	4.0	°C/W

## **AC Test Loads and Waveforms**

3.3V IO Test Load



## 2.5V IO Test Load



Note: 18. Tested initially and after any design or process change that may affect these parameters.



# Switching Characteristics Over the Operating Range<sup>[23, 24]</sup>

		133	MHz	100	MHz	
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>POWER</sub> <sup>[19]</sup>		1		1	1	ms
Clock	•	ŀ	•			
t <sub>CYC</sub>	Clock Cycle Time	7.5		10		ns
t <sub>CH</sub>	Clock HIGH	2.1		2.5		ns
t <sub>CL</sub>	Clock LOW	2.1		2.5		ns
Output Times	•	ŀ	•			
t <sub>CDV</sub>	Data Output Valid After CLK Rise		6.5		8.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.0		2.0		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	2.0		2.0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[20, 21, 22]</sup>		4.0		5.0	ns
t <sub>OEV</sub>	OE LOW to Output Valid	3.2			3.8	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[20, 21, 22]</sup>	0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[20, 21, 22]</sup>		4.0		5.0	ns
Setup Times	-		1			
t <sub>AS</sub>	Address Setup Before CLK Rise	1.5		1.5		ns
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.5		1.5		ns
t <sub>WES</sub>	WE, BW <sub>X</sub> Setup Before CLK Rise	1.5		1.5		ns
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.5		1.5		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.5		1.5		ns
Hold Times		·				
t <sub>AH</sub>	Address Hold After CLK Rise	0.5 0.5			ns	
t <sub>ALH</sub>	ADV/LD Hold After CLK Rise	0.5 0.5			ns	
t <sub>WEH</sub>	WE, BW <sub>X</sub> Hold After CLK Rise	0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5	1	0.5	T	ns

Notes:

20.  $t_{CHZ}$ ,  $t_{CLZ}$ ,  $t_{OELZ}$ , and  $t_{OEHZ}$  are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage. 21. At any voltage and temperature,  $t_{OEHZ}$  is less than  $t_{OELZ}$  and  $t_{CHZ}$  is less than  $t_{CLZ}$  to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

23. Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V. 24. Test conditions shown in (a) of AC Test Loads unless otherwise noted.


<sup>19.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially, before a read or write operation can be initiated.

<sup>22.</sup> This parameter is sampled and not 100% tested.



## **Switching Waveforms**

Read/Write Waveforms<sup>[25, 26, 27]</sup>




Notes:

25. For this waveform ZZ is tied LOW. 26. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 27. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



# Switching Waveforms (continued)

NOP, STALL AND DESELECT Cycles<sup>[25, 26, 28]</sup>




Note: 28. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.



# Switching Waveforms (continued)

ZZ Mode Timing<sup>[29, 30]</sup>






# **Ordering Information**

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1371D-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercia
	CY7C1373D-133AXC			
	CY7C1371D-133BGC	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1373D-133BGC			
	CY7C1371D-133BGXC	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1373D-133BGXC			
	CY7C1371D-133BZC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1373D-133BZC			
	CY7C1371D-133BZXC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	-
	CY7C1373D-133BZXC			
	CY7C1371D-133AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1373D-133AXI			
	CY7C1371D-133BGI	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1373D-133BGI			
	CY7C1371D-133BGXI	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1373D-133BGXI			
	CY7C1371D-133BZI	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	-
CY7C1373D-133BZI CY7C1371D-133BZXI CY7C1373D-133BZXI	CY7C1373D-133BZI			
	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	-	
100	CY7C1371D-100AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercia
	CY7C1373D-100AXC			
	CY7C1371D-100BGC	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	-
	CY7C1373D-100BGC			
	CY7C1371D-100BGXC	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	-
	CY7C1373D-100BGXC			
	CY7C1371D-100BZC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	-
	CY7C1373D-100BZC			
	CY7C1371D-100BZXC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	-
	CY7C1373D-100BZXC			
	CY7C1371D-100AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1373D-100AXI			
	CY7C1371D-100BGI	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm)	-
	CY7C1373D-100BGI			
	CY7C1371D-100BGXI	51-85115	119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	1
	CY7C1373D-100BGXI			
	CY7C1371D-100BZI	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	1
	CY7C1373D-100BZI			
	CY7C1371D-100BZXI	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	1
	CY7C1373D-100BZXI			



## **Package Diagrams**



А

DETAIL

## Figure 1. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm), 51-85050

51-85050-\*B



## Package Diagrams (continued)





Figure 2. 119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)



51-85115-\*B



## Package Diagrams (continued)




Figure 3. 165-Ball FBGA (13 x 15 x 1.4 mm) (51-85180)

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

REV.	ECN NO.	lssue Date	Orig. of Change	Description of Change
**	254513	See ECN	RKF	New data sheet
*A	288531	See ECN	SYT	Edited description under "IEEE 1149.1 Serial Boundary Scan (JTAG)" for non-compliance with 1149.1 Removed 117 Mhz Speed Bin Added Pb-free information for 100-Pin TQFP, 119 BGA and 165 FBGA Package: Added comment of 'Pb-free BG packages availability' below the Ordering Infor- mation
*B	326078	See ECN	PCI	Address expansion pins/balls in the pinouts for all packages are modified according to JEDEC standard Added description on EXTEST Output Bus Tri-State Changed description on the Tap Instruction Set Overview and Extest Changed $\Theta_{JA}$ and $\Theta_{JC}$ for TQFP Package from 31 and 6 °C/W to 28.66 and 4.08 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for BGA Package from 45 and 7 °C/W to 23.8 and 6.2 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for FBGA Package from 46 and 3 °C/W to 20.7 and 4.0 °C/W respectively Modified $V_{OL}$ , $V_{OH}$ test conditions Removed comment of 'Pb-free BG packages availability' below the Ordering Information Updated Ordering Information Table
*C	345117	See ECN	PCI	Updated Ordering Information Table Changed from Preliminary to Final
*D	416321	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 from "390" North First Street" to "198 Champion Court" In the Partial Truth Table for Read/Write on page # 10, the $\overline{BW}_A$ of Write Byte A - (DQ <sub>A</sub> and DQP <sub>A</sub> ) and $\overline{BW}_B$ of Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> ) has been changed from H to L Changed the description of I <sub>X</sub> from Input Load Current to Input Leakage Curren on page# 20 Changed the Ix current values of MODE on page # 20 from -5 $\mu$ A and 30 $\mu$ A to -30 $\mu$ A and 5 $\mu$ A Changed the Ix current values of ZZ on page # 20 from -30 $\mu$ A and 5 $\mu$ A Changed V <sub>IH</sub> $\leq$ V <sub>DD</sub> to V <sub>IH</sub> $<$ V <sub>DD</sub> on page # 20 Replaced Package Name column with Package Diagram in the Ordering Information table Updated Ordering Information Table
*E	475677	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table.
*F	1274734	See ECN	VKN/AESA	Corrected typo in the "NOP, STALL and DESELECT Cycles" waveform