

LG Semicon. Co., LTD.

Description

The GM71C4403D/DL is the new generation dynamic RAM organized 1,048,576 words x 4 bit. GM71C4403D/DL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C4403D/DL offers Extended Data Out (EDO) Mode as a high speed access Mode. Multiplexed address inputs permit the GM71C4403D/DL to be packaged in a standard 300mil 20pin plastic SOJ. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V \pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

Features

- 1,048,576 Words x 4 Bit Organization
- Extended Data Out Mode Capability
- Single Power Supply ($5V \pm 10\%$)
- Fast Access Time & Cycle Time


(Unit: ns)

	t _{TRAC}	t _{CAC}	t _{RC}	t _{HPC}
GM71C4403D/DL-60	60	15	104	25
GM71C4403D/DL-70	70	18	124	30
GM71C4403D/DL-80	80	20	144	35

- Low Power
Active : 440/385/358mW (MAX)
Standby : 5.5mW (CMOS level : MAX)
0.55mW (L-version)
- $\overline{\text{RAS}}$ Only Refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh, Hidden Refresh Capability
- All inputs and outputs TTL Compatible
- 1024 Refresh Cycles/16ms
- 1024 Refresh Cycles/128ms (L-version)
- Battery Back Up Operation (L-version)


Pin Configuration

20 (26) SOJ



(Top View)

20 (26) TSOP II



(Top View)

Pin Description

Pin	Function	Pin	Function
A0-A9	Address Inputs	\overline{WE}	Read/Write Enable
A0-A9	Refresh Address Inputs	\overline{OE}	Output Enable
I/O1-I/O4	Data Input/Data Output	V_{cc}	Power (+5V)
\overline{RAS}	Row Address Strobe	V_{ss}	Ground
\overline{CAS}	Column Address Strobe		

Ordering Information

Type No.	Access Time	Package
GM71C4403DJ/DLJ-60 GM71C4403DJ/DLJ-70 GM71C4403DJ/DLJ-80	60ns 70ns 80ns	300 Mil, 20 (26) Pin Plastic SOJ
GM71C4403DT/DLT-60 GM71C4403DT/DLT-70 GM71C4403DT/DLT-80	60ns 70ns 80ns	300 Mil, 20 (26) Pin Plastic TSOP II (Normal Type)
GM71C4403DR/DLR-60 GM71C4403DR/DLR-70 GM71C4403DR/DLR-80	60ns 70ns 80ns	300 Mil, 20 (26) Pin Plastic TSOP II (Reverse Type)

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
T_A	Ambient Temperature under Bias	0 ~ 70	°C
T_{STG}	Storage Temperature (Plastic)	-55 ~ 125	°C
V_{IN}/V_{OUT}	Voltage on any Pin Relative to V_{ss}	-1.0 ~ 7.0	V
V_{CC}	Voltage on V_{CC} Relative to V_{ss}	-1.0 ~ 7.0	V
I_{OUT}	Short Circuit Output Current	50	mA
P_D	Power Dissipation	1.0	W

*Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended DC Operating Conditions (All Voltages referenced to V_{SS} , $T_A = 0 \sim 70^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.4	-	6.5	V
V_{IL}	Input Low Voltage	-1.0	-	0.8	V

DC Electrical Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$)

Symbol	Parameter	Min	Max	Unit	Note	
V_{OH}	Output Level Output "H" Level Voltage ($I_{OUT} = -5mA$)	2.4	V_{CC}	V		
V_{OL}	Output Level Output "L" Level Voltage ($I_{OUT} = 4.2mA$)	0	0.4	V		
I_{CC1}	Operating Current Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{bc} = t_{bc \min}$)	60 ns	-	80	mA	1, 2
		70 ns	-	70		
		80 ns	-	65		
I_{CC2}	Standby Current (TTL) Power Supply Standby Current (\overline{RAS} , $\overline{CAS} = V_{IH}$, $D_{OUT} = \text{High-Z}$)	-	2	mA		
I_{CC3}	\overline{RAS} -Only Refresh Current Average Power Supply Current \overline{RAS} -Only Refresh Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$, $t_{bc} = t_{bc \min}$)	60 ns	-	80	mA	2
		70 ns	-	70		
		80 ns	-	65		
I_{CC4}	Extended Data Out Mode Current Average Power Supply Current Extended Data Out Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{bc} = t_{bc \min}$)	60 ns	-	80	mA	1, 3
		70 ns	-	70		
		80 ns	-	65		
I_{CC5}	Standby Current (CMOS) Power Supply Standby Current (\overline{RAS} , $\overline{CAS} = V_{IH}$, \overline{WE} , \overline{OE} , Address and $D_{IN} = V_{IH}$ or V_{IL} , $D_{OUT} = \text{High-Z}$)	-	1	mA	5	
		-	100	μA	4, 5	
I_{CC6}	\overline{CAS} -before- \overline{RAS} Refresh Current ($t_{bc} = t_{bc \min}$)	60 ns	-	80	mA	
		70 ns	-	70		
		80 ns	-	65		
I_{CC7}	Battery Back Up Current (Standby with CBR Refresh) ($t_{bc} = 125 \mu s$, $t_{RAM} \leq 1 \mu s$, $\overline{WE} = V_{IH}$, $\overline{CAS} = V_{IL}$, \overline{OE} , Address and $D_{IN} = V_{IH}$ or V_{IL} , $D_{OUT} = \text{High-Z}$)	-	300	μA	4, 5	
I_{CC8}	Standby Current $\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{OUT} = \text{Enable}$	-	5	mA	1	
I_{IC1}	Input Leakage Current Any Input ($0V \leq V_{IN} \leq 7V$)	-10	10	μA		
I_{IC2}	Output Leakage Current (D_{OUT} is Disabled, $0V \leq V_{OUT} \leq 7V$)	-10	10	μA		

Note: 1. I_{CC} depends on output load condition when the device is selected. $I_{CC}(\max)$ is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

4. L Series.

5. $V_{CC} - 0.2V \leq V_{IH} \leq 6.5V$, $0V \leq V_{IL} \leq 0.2V$.

Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Max	Unit	Note
C_{11}	Input Capacitance (Address)	-	5	pF	1
C_{12}	Input Capacitance (Clocks)	-	7	pF	1
$C_{I/O}$	Data Input/Output Capacitance (Data-In/Out)	-	7	pF	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $CAS = V_{IN}$ to disable D_{OUT} .

AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$, Notes 1, 14, 15, 16)
Test Conditions

 Input level : $V_{IL}=0V$, $V_{IH}=3.0V$

Input rise and fall times: 2ns

 Input timing reference levels: $V_{IL}=0.8V$, $V_{IH}=2.4V$

 Output timing reference levels: $V_{OL}=0.8V$, $V_{OH}=2.0V$

 Output load : 1 TTL gate + C_L (100pF)

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM71C4403 D/DL-60		GM71C4403 D/DL-70		GM71C4403 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t_{RC}	Random Read or Write Cycle Time	104	-	124	-	144	-	ns	
t_{RP}	\overline{RAS} Precharge Time	40	-	50	-	60	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	60	10,000	70	10,000	80	10,000	ns	19
t_{CAS}	\overline{CAS} Pulse Width	12	10,000	15	10,000	15	10,000	ns	20
t_{ASR}	Row Address Set-up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	10	-	ns	
t_{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	10	-	13	-	15	-	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	45	20	50	20	60	ns	8
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	30	15	35	15	40	ns	9
t_{RSH}	\overline{RAS} Hold Time	15	-	18	-	20	-	ns	
t_{CSH}	\overline{CAS} Hold Time	48	-	58	-	68	-	ns	22
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	10	-	10	-	10	-	ns	
t_{ODD}	\overline{OE} to D_{IN} Delay Time	15	-	18	-	20	-	ns	
t_{DZO}	\overline{OE} Delay Time from D_{IN}	0	-	0	-	0	-	ns	
t_{DZC}	\overline{CAS} Set-up Time from D_{IN}	0	-	0	-	0	-	ns	
t_T	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	7
t_{REF}	Refresh Period	-	16	-	16	-	16	ms	
	Refresh Period (L-version)	-	128	-	128	-	128	ms	

Read Cycle

Symbol	Parameter	GM71C4403 D/DL-60		GM71C4403 D/DL-70		GM71C4403 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	60	-	70	-	80	ns	2,3,17
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	15	-	18	-	20	ns	3, 4, 13, 17
t _{AA}	Access Time from Address	-	30	-	35	-	40	ns	3, 5, 13, 17
t _{OAC}	Access Time from $\overline{\text{OE}}$	-	15	-	18	-	20	ns	3,17
t _{RCS}	Read Command Setup Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$	0	-	0	-	0	-	ns	18
t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	18
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	30	-	35	-	40	-	ns	
t _{CAL}	Column Address to $\overline{\text{CAS}}$ Lead Time	18	-	23	-	28	-	ns	
t _{OFF}	Output Buffer Turn-off Time	-	15	-	20	-	20	ns	6,21
t _{OEZ}	Output Buffer Turn-off Time from $\overline{\text{OE}}$	-	15	-	20	-	20	ns	6
t _{CDD}	$\overline{\text{CAS}}$ to D _{IN} Delay Time	15	-	18	-	20	-	ns	
t _{RDD}	$\overline{\text{RAS}}$ to D _{IN} Delay Time	15	-	18	-	20	-	ns	
t _{WDD}	$\overline{\text{WE}}$ to D _{IN} Delay Time	15	-	18	-	20	-	ns	
t _{OEP}	$\overline{\text{OE}}$ Pulse width	15	-	18	-	20	-	ns	
t _{OFR}	Output Buffer Turn-off Time to $\overline{\text{RAS}}$	-	15	-	15	-	15	ns	6,21
t _{WEZ}	Output Buffer Turn-off Time to $\overline{\text{WE}}$	-	15	-	15	-	15	ns	6
t _{OH}	Output Data Hold Time	5	-	5	-	5	-	ns	
t _{OHR}	Output Data Hold Time form $\overline{\text{RAS}}$	5	-	5	-	5	-	ns	
t _{RCHR}	Read Command Hold Time from $\overline{\text{RAS}}$	60	-	70	-	80	-	ns	
t _{RCHC}	Read Command Hold Time from $\overline{\text{CAS}}$	15	-	18	-	20	-	ns	
t _{RCHA}	Read Command Hold Time from Column Address	30	-	35	-	40	-	ns	
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	

Write Cycle

Symbol	Parameter	GM71C4403 DDL-60		GM71C4403 DDL-70		GM71C4403 DDL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
twcs	Write Command Setup Time	0	-	0	-	0	-	ns	10
twch	Write Command Hold Time	10	-	13	-	15	-	ns	
twp	Write Command Pulse Width	10	-	10	-	10	-	ns	
trwl	Write Command to $\overline{\text{RAS}}$ Lead Time	10	-	13	-	15	-	ns	
tcwl	Write Command to $\overline{\text{CAS}}$ Lead Time	10	-	13	-	15	-	ns	
t _{ds}	Data-in Setup Time	0	-	0	-	0	-	ns	11
t _{dH}	Data-in Hold Time	10	-	13	-	15	-	ns	11

Read-Modify-Write Cycle

Symbol	Parameter	GM71C4403 DDL-60		GM71C4403 DDL-70		GM71C4403 DDL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
trwc	Read-Modify-Write Cycle Time	133	-	159	-	183	-	ns	
trwd	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	77	-	90	-	102	-	ns	10
tcwd	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	32	-	38	-	42	-	ns	10
tawd	Column Address to $\overline{\text{WE}}$ Delay Time	47	-	55	-	62	-	ns	10
toeh	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	15	-	18	-	20	-	ns	

Refresh Cycle

Symbol	Parameter	GM71C4403 DDL-60		GM71C4403 DDL-70		GM71C4403 DDL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	10	-	10	-	10	-	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	10	-	10	-	10	-	ns	
trpc	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	10	-	10	-	10	-	ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time in Normal Mode	10	-	10	-	10	-	ns	

Extended Data Out (EDO) Mode Cycle

Symbol	Parameter	GM71C4403 DDL-60		GM71C4403 DDL-70		GM71C4403 DDL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{HFC}	EDO Mode Cycle Time	25	-	30	-	35	-	ns	23
t _{CP}	EDO Mode $\overline{\text{CAS}}$ Precharge Time	8	-	10	-	15	-	ns	
t _{RASP}	EDO Mode $\overline{\text{RAS}}$ Pulse Width	60	100,000	70	100,000	80	100,000	ns	12
t _{ACP}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	45	ns	3,13,17
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	35	-	40	-	45	-	ns	
t _{CPW}	EDO Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	52	-	60	-	67	-	ns	10
t _{HPRWC}	EDO Mode Read-Modify-Write Cycle Time	66	-	75	-	85	-	ns	
t _{COL}	$\overline{\text{CAS}}$ Hold Time Referred $\overline{\text{OE}}$	10	-	13	-	20	-	ns	
t _{COP}	$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ setup Time	5	-	5	-	5	-	ns	
t _{RCHP}	Read Command Hold Time from $\overline{\text{CAS}}$ Precharge	35	-	40	-	45	-	ns	
t _{DOH}	Output data hold time from $\overline{\text{CAS}}$ low	3	-	3	-	3	-	ns	

Test Mode Cycle

Symbol	Parameter	GM71C4403 DDL-60		GM71C4403 DDL-70		GM71C4403 DDL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{WS}	Test Mode $\overline{\text{WE}}$ Setup Time	0	-	0	-	0	-	ns	
t _{WH}	Test Mode $\overline{\text{WE}}$ Hold Time	10	-	10	-	10	-	ns	

Counter Test Cycle

Symbol	Parameter	GM71C4403 DDL-60		GM71C4403 DDL-70		GM71C4403 DDL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{CPT}	$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	40	-	40	-	40	-	ns	

Notes:

1. AC measurements assume $t_r = 2 \text{ ns}$.
2. Assumes that $t_{\text{rCD}} \leq t_{\text{rCD}}(\text{MAX})$ and $t_{\text{rAD}} \leq t_{\text{rAD}}(\text{MAX})$. If t_{rCD} or t_{rAD} is greater than the maximum recommended value shown in this table, t_{rAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
4. Assumes that $t_{\text{rCD}} \geq t_{\text{rCD}}(\text{MAX})$ and $t_{\text{rAD}} \leq t_{\text{rAD}}(\text{MAX})$.
5. Assumes that $t_{\text{rCD}} \leq t_{\text{rCD}}(\text{MAX})$ and $t_{\text{rAD}} \geq t_{\text{rAD}}(\text{MAX})$.
6. $t_{\text{OFF}}(\text{MAX})$, $t_{\text{OEZ}}(\text{MAX})$, $t_{\text{OFR}}(\text{MAX})$ and $t_{\text{WEZ}}(\text{MAX})$ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{MAX})$ are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{\text{rCD}}(\text{MAX})$ limit insures that $t_{\text{rAC}}(\text{MAX})$ can be met $t_{\text{rCD}}(\text{MAX})$ is specified as a reference point only: if t_{rCD} is greater than the specified $t_{\text{rCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{\text{rAD}}(\text{MAX})$ limit insures that $t_{\text{rAC}}(\text{MAX})$ can be met $t_{\text{rAD}}(\text{MAX})$ is specified as a reference point only: if t_{rAD} is greater than the specified $t_{\text{rAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{TRWD} , t_{CWD} , and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle if $t_{\text{TRWD}} \geq t_{\text{TRWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or a read modify write cycle.
12. t_{RASP} defines $\overline{\text{RAS}}$ pulse width in extended data out mode cycles.
13. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{ACP} .
14. An initial pause of $100 \mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
16. Test mode operation specified in this data sheet is 2bits test function controlled by control address bit CA0. This test mode operation can be performed by $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is low level. In order to end this test mode operation, perform $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.
17. In a test mode read cycle, the value of t_{rAC} , t_{AA} , t_{CAC} , t_{OAC} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

18. Either t_{RCH} or t_{RRH} must be satisfied.
19. $t_{RAS}(\min) = t_{RWD}(\min) + t_{RWL}(\min) + t_r$ in Read - Modify - Write cycle.
20. $t_{CAS}(\min) = t_{CWD}(\min) + t_{CWL}(\min) + t_r$ in Read - Modify - Write cycle.
21. t_{OFF} and t_{OFR} are determined by the later rising edge of \overline{RAS} or \overline{CAS} .
22. $t_{CSH}(\min)$ can be achieved when $t_{RCD} \leq t_{CSH}(\min) - t_{CAS}(\min)$.
23. EDO Hi-Z control by \overline{OE} or \overline{WE} . \overline{OE} rising edge disables data outputs. When \overline{OE} goes high during \overline{CAS} high, the data will not come out until next \overline{CAS} access. When \overline{WE} goes low during \overline{CAS} high, the data will not come out until next \overline{CAS} access.
24. $t_{HPC}(\min)$ can be achieved during a series of EDO mode write cycles or EDO mode read cycles. If both write and read operation are mixed in a EDO mode \overline{RAS} cycle (EDO mode mix cycle (1),(2)) minimum value of \overline{CAS} cycle ($t_{CAS} + t_{CP} + 2t_r$) becomes greater than the specified $t_{HPC}(\min)$ value. The value of \overline{CAS} cycle time of mixed EDO mode is shown in EDO mode mix cycle (1) and (2).

Timing Waveforms





FIGURE 1. READ CYCLE



*  : Don't care

** \overline{OE} : Don't care

*** $t_{wcs} \geq t_{wcs}(\text{min})$

FIGURE 2. EARLY WRITE CYCLE




FIGURE 3. DELAYED WRITE CYCLE *18






FIGURE 4. READ MODIFY WRITE CYCLE *18



*  : Don't care

** $\overline{\text{OE}}$, $\overline{\text{WE}}$: Don't care

*** Refresh Address:
A0-A9 (RA0-RA9)

FIGURE 5. $\overline{\text{RAS}}$ ONLY REFRESH CYCLE




FIGURE 6. $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE





FIGURE 7. HIDDEN REFRESH CYCLE




- * \overline{OE} : Don't care
- ** $t_{wcs} \geq t_{wcs}(\text{min})$
- ***  : Don't care

FIGURE 10. EXTENDED DATA OUT MODE EARLY WRITE CYCLE




FIGURE 11. EXTENDED DATA OUT MODE DELAYED WRITE CYCLE *18




FIGURE 12. EXTENDED DATA OUT MODE READ MODIFY WRITE CYCLE *18





FIGURE 13. EXTENDED DATA OUT MODE MIX CYCLE (1) ²⁴



* [Cross-hatched box] : Don't care

FIGURE 14. EXTENDED DATA OUT MODE MIX CYCLE (2) ²⁴




FIGURE 15. TEST MODE CYCLE




FIGURE 16. TEST MODE SET CYCLE

Test Mode Reset Cycle




FIGURE 17. $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




FIGURE 18. $\overline{\text{RAS}}$ ONLY REFRESH CYCLE





FIGURE 19. $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER CHECK CYCLE (READ)






*  : Don't care

FIGURE 20. $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER CHECK CYCLE (WRITE)


Package Dimension

Unit: Inches (mm)


20 (26) SOJ



20 (26) TSOP (TYPE. II)



NORMAL TYPE



REVERSE TYPE

