


HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- For Automatic Insertion
- End Stackable
- Logic-Level Gate Drive
- $R_{DS(on)}$ Specified at $V_{GS}=4V$ & $5V$
- 175°C Operating Temperature
- Fast Switching




$V_{DSS} = 60V$
$R_{DS(on)} = 0.10\Omega$
$I_D = 2.5A$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4-pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1 inch pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 watt.




DATA SHEET

Absolute Maximum Ratings

	Parameter	Max.	Units
I_D @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 5.0 V$	2.5	A
I_D @ $T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 5.0 V$	1.8	
I_{DM}	Pulsed Drain Current ①	20	
P_D @ $T_C = 25^\circ C$	Power Dissipation	1.3	W
	Linear Derating Factor	0.0083	W/°C
V_{GS}	Gate-to-Source Voltage	± 10	V
E_{AS}	Single Pulse Avalanche Energy ②	91	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
θ_{JA}	Junction-to-Ambient	—	—	120	°C/W



IRLD024



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	60	—	—	V	V _{GS} =0V, I _D = 250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.060	—	V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	0.10 0.14	Ω	V _{GS} =5.0V, I _D =1.5A ④ V _{GS} =4.0V, I _D =1.3A ④
V _{GS(th)}	Gate Threshold Voltage	1.0	—	2.0	V	V _{DS} =V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	3.7	—	—	S	V _{DS} =25V, I _D =1.5A ④
I _{DSS}	Drain-to-Source Leakage Current	—	—	25 250	μA	V _{DS} =60V, V _{GS} =0V V _{DS} =48V, V _{GS} =0V, T _J =150°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} =10V
	Gate-to-Source Reverse Leakage	—	—	-100	nA	V _{GS} =-10V
Q _g	Total Gate Charge	—	—	18	nC	I _D =17A
Q _{gs}	Gate-to-Source Charge	—	—	4.5	nC	V _{DS} =48V
Q _{gd}	Gate-to-Drain ("Miller") Charge	—	—	12	nC	V _{GS} =5.0V See Fig. 6 and 13 ④
t _{d(on)}	Turn-On Delay Time	—	11	—	ns	V _{DD} =30V I _D =17A R _G =9.0Ω R _D =1.7Ω See Figure 10 ④
t _r	Rise Time	—	110	—		
t _{d(off)}	Turn-Off Delay Time	—	23	—		
t _f	Fall Time	—	41	—		
L _D	Internal Drain Inductance	—	4.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L _S	Internal Source Inductance	—	6.0	—		
C _{iss}	Input Capacitance	—	870	—	pF	V _{GS} =0V V _{DS} = 25V f=1.0MHz See Figure 5
C _{oss}	Output Capacitance	—	360	—		
C _{rss}	Reverse Transfer Capacitance	—	53	—		



Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	2.5	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	20		
V _{SD}	Diode Forward Voltage	—	—	1.5	V	T _J =25°C, I _S =2.5A, V _{GS} =0V ④
t _{rr}	Reverse Recovery Time	—	110	260	ns	T _J =25°C, I _F =17A
Q _{rr}	Reverse Recovery Charge	—	0.49	1.5	μC	di/dt=100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

② V_{DD}=25V, starting T_J=25°C, L=16mH
R_G=25Ω, I_{AS}=2.5A (See Figure 12)

③ I_{SD}≤17A, di/dt≤140A/μs, V_{DD}≤V_{(BR)DSS},
T_J≤175°C

④ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, $T_C=25^\circ\text{C}$




Fig 2. Typical Output Characteristics, $T_C=175^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

DATA SHEETS




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See page 1507

Appendix C: Part Marking Information – See page 1515