

=AIRCHIL

SEMICONDUCTOR

CD4724BC 8-Bit Addressable Latch

General Description

The CD4724BC is an 8-bit addressable latch with three address inputs (A0–A2), an active low enable input (\overline{E}), active high clear input (CL), a data input (D) and eight outputs (Q0-Q7).

Data is entered into a particular bit in the latch when that is addressed by the address inputs and the enable (\overline{E}) is LOW. Data entry is inhibited when enable (\overline{E}) is HIGH.

When clear (CL) and enable (\overline{E}) are HIGH, all outputs are LOW. When clear (CL) is HIGH and enable (\overline{E}) is LOW, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held LOW. When operating in the addressable latch mode ($\overline{E} = CL = LOW$), changing more than one bit of the address could impose a transient wrong October 1987

Revised January 1999

address. Therefore, this should only be done while in the memory mode ($\overline{E} = HIGH$, CL = LOW).

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility: fan out of 2 driving 74L or 1 driving 74LS
- Serial to parallel capability
- Storage register capability
- Random (addressable) data entry
- Active high demultiplexing capability
- Common active high clear

Ordering Code:

| Order Number Package Number | | Package Description | | | | |
|---|------------|---|--|--|--|--|
| CD4724BCM | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body | | | | |
| CD4724BCN N16E | | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide | | | | |
| Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. | | | | | | |
| • | D . | | | | | |

Connection Diagram



Truth Table

| Mode Selection | | | | | | | |
|----------------|----|-----------------------|------------------------|----------------------|--|--|--|
| E | CL | Addressed | Unaddressed | Mode | | | |
| | | Latch | Latch | | | | |
| L | L | Follows Data | Holds Previous Data | Addressable Latch | | | |
| Н | L | Hold Previous Data | Holds Previous Data | Memory | | | |
| L | н | Follows Data | Reset to "0" | Demultiplexer | | | |
| Н | н | Reset to "0" | Reset to "0" | Clear | | | |
| | | 10 | TEN | WW.DZ | | | |



D4724BC 8-Bit Addressable Latch



Absolute Maximum Ratings(Note 1)

(Note 2)

| DC Supply Voltage (V _{DD}) | -0.5V to +18 V _{DC} |
|---------------------------------------|-------------------------------------|
| Input voltage (v _{IN}) | $-0.5V$ to V_{DD} $+0.5$ V_{DC} |
| Storage Temperature (T _S) | -65°C to +150°C |
| Power Dissipation (P _D) | |
| Dual-In-Line | 700 mW |
| Small Outline | 500 mW |
| Lead Temperature (TL) | |
| (Soldering, 10 seconds) | 260°C |

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) Input Voltage (V_{IN}) Operating Temperature Range (T_A)

ditions for actual device operation. Note 2: $V_{SS} = 0V$ unless otherwise specified. 3.0V to 15 V_DC 0V to $V_{\text{DD}}\,V_{\text{DC}}$

CD4724BC

-40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the

safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and Electrical Characteristics" provide con-

DC Electrical Characteristics (Note 2)

| Symbol | Parameter | Conditions | _40°C | | +25°C | | | +85°C | | Unito |
|-----------------|-------------------|--|-------|-------|-------|-------------------|-------|-------|------|-------|
| Symbol | | | Min | Max | Min | Тур | Max | Min | Max | Juins |
| I _{DD} | Quiescent Device | $V_{DD} = 5V$ | | 20 | | 0.02 | 20 | | 150 | μΑ |
| | Current | $V_{DD} = 10V$ | | 40 | | 0.02 | 40 | | 300 | μA |
| | | $V_{DD} = 15V$ | | 80 | | 0.02 | 80 | | 600 | μA |
| V _{OL} | LOW Level | I _O ≤ 1 μA | | | | | | | | |
| | Output Voltage | $V_{DD} = 5V$ | | 0.05 | | 0 | 0.05 | | 0.05 | V |
| | | $V_{DD} = 10V$ | | 0.05 | | 0 | 0.05 | | 0.05 | V |
| | | $V_{DD} = 15V$ | | 0.05 | | 0 | 0.05 | | 0.05 | V |
| V _{OH} | HIGH Level | I _O ≤ 1 μA | | | | | | | | |
| | Output Voltage | $V_{DD} = 5V$ | 4.95 | | 4.95 | 5.0 | | 4.95 | | V |
| | | $V_{DD} = 10V$ | 9.95 | | 9.95 | 10 | | 9.95 | | V |
| | | $V_{DD} = 15V$ | 14.95 | | 14.95 | 15 | | 14.95 | | V |
| VIL | LOW Level | $V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ | | 1.5 | | 2.25 | 1.5 | | 1.5 | V |
| | Input Voltage | $V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$ | | 3.0 | | 4.5 | 3.0 | | 3.0 | V |
| | | $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$ | | 4.0 | | 6.75 | 4.0 | | 4.0 | V |
| V _{IH} | HIGH Level | $V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ | 3.5 | | 3.5 | 2.75 | | 3.5 | | V |
| | Input Voltage | $V_{DD} = 10V$, $V_O = 1V$ or $9V$ | 7.0 | | 7.0 | 5.5 | | 7.0 | | V |
| | | $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$ | 11.0 | | 11.0 | 8.25 | | 11.0 | | V |
| I _{OL} | LOW Level Output | $V_{DD} = 5V, V_{O} = 0.4V$ | 0.52 | | 0.44 | 0.88 | | 0.36 | | mA |
| | Current | $V_{DD} = 10V, V_{O} = 0.5V$ | 1.3 | | 1.1 | 2.25 | | 0.9 | | mA |
| | (Note 3) | $V_{DD} = 15V, V_{O} = 1.5V$ | 3.6 | | 3.0 | 8.8 | | 2.4 | | mA |
| I _{OH} | HIGH Level Output | $V_{DD} = 5V, V_{O} = 4.6V$ | -0.52 | | -0.44 | -0.88 | | -0.36 | | mA |
| | Current | $V_{DD} = 10V, V_{O} = 9.5V$ | -1.3 | | -1.1 | -2.25 | | -0.9 | | mA |
| | (Note 3) | $V_{DD} = 15V, V_{O} = 13.5V$ | -3.6 | | -3.0 | -8.8 | | -2.4 | | mA |
| I _{IN} | Input Current | $V_{DD} = 15V, V_{IN} = 0V$ | | -0.30 | | -10 ⁻⁵ | -0.30 | | -1.0 | μA |
| | | V _{DD} = 15V, V _{IN} = 15V | | 0.30 | | 10 ⁻⁵ | 0.30 | | 1.0 | μA |

Note 3: I_{OL} and I_{OH} are tested one output at a time.

CD4724BC

| AC Electrical Characteristics (Note 4) $T_4 = 25^{\circ}C_{1}C_{2} = 50 \text{ pE } B_{1} = 200k$. Input $t_{2} = t_{2} = 20 \text{ ns}$, unless otherwise noted | | | | | | | |
|--|--------------------|-----------------------|-----|-----|-----|-------|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Units | |
| t _{PHL, tPLH} | Propagation Delay | $V_{DD} = 5V$ | | 200 | 400 | ns | |
| | Data to Output | $V_{DD} = 10V$ | | 75 | 150 | ns | |
| | | $V_{DD} = 15V$ | | 50 | 100 | ns | |
| t _{PLH} , t _{PHL} | Propagation Delay | $V_{DD} = 5V$ | | 200 | 400 | ns | |
| | Enable to Output | $V_{DD} = 10V$ | | 80 | 160 | ns | |
| | | $V_{DD} = 15V$ | | 60 | 120 | ns | |
| t _{PHL} | Propagation Delay | $V_{DD} = 5V$ | | 175 | 350 | ns | |
| | Clear to Output | $V_{DD} = 10V$ | | 80 | 160 | ns | |
| | | $V_{DD} = 15V$ | | 65 | 130 | ns | |
| t _{PLH} , t _{PHL} | Propagation Delay | $V_{DD} = 5V$ | | 225 | 450 | ns | |
| | Address to Output | $V_{DD} = 10V$ | | 100 | 200 | ns | |
| | | V _{DD} = 15V | | 75 | 150 | ns | |
| t _{тні} , t _{ті н} | Transition Time | $V_{DD} = 5V$ | | 100 | 200 | ns | |
| | (Any Output) | $V_{DD} = 10V$ | | 50 | 100 | ns | |
| | | V _{DD} = 15V | | 40 | 80 | ns | |
| T _{WH} , T _{WL} | Minimum Data | $V_{DD} = 5V$ | | 100 | 200 | ns | |
| | Pulse Width | $V_{DD} = 10V$ | | 50 | 100 | ns | |
| | | $V_{DD} = 15V$ | | 40 | 80 | ns | |
| t _{WH} , t _{WL} | Minimum Address | $V_{DD} = 5V$ | | 200 | 400 | ns | |
| | Pulse Width | $V_{DD} = 10V$ | | 100 | 200 | ns | |
| | | $V_{DD} = 15V$ | | 65 | 125 | ns | |
| t _{WH} | Minimum Clear | $V_{DD} = 5V$ | | 75 | 150 | ns | |
| | Pulse Width | $V_{DD} = 10V$ | | 40 | 75 | ns | |
| | | $V_{DD} = 15V$ | | 25 | 50 | ns | |
| t _{SU} | Minimum Setup Time | $V_{DD} = 5V$ | | 40 | 80 | ns | |
| | Data to E | $V_{DD} = 10V$ | | 20 | 40 | ns | |
| | | $V_{DD} = 15V$ | | 15 | 30 | ns | |
| t _H | Minimum Hold Time | $V_{DD} = 5V$ | | 60 | 120 | ns | |
| | Data to E | $V_{DD} = 10V$ | | 30 | 60 | ns | |
| | | $V_{DD} = 15V$ | | 25 | 50 | ns | |
| t _{SU} | Minimum Setup Time | $V_{DD} = 5V$ | | -15 | 50 | ns | |
| | Address to E | $V_{DD} = 10V$ | | 0 | 30 | ns | |
| | | $V_{DD} = 15V$ | | 0 | 20 | ns | |
| t _H | Minimum Hold Time | $V_{DD} = 5V$ | | -50 | 15 | ns | |
| | Address to E | $V_{DD} = 10V$ | | -20 | 10 | ns | |
| | | $V_{DD} = 15V$ | | -15 | 5 | ns | |
| C _{PD} | Power Dissipation | Per Package | | 100 | | pF | |
| | Capacitance | (Note 5) | | | | | |
| C _{IN} | Input Capacitance | Any Input | | 5.0 | 7.5 | pF | |

Note 4: AC Parameters are guaranteed by DC correlated testing.

Note 5: Dynamic power dissipation (P_D) is given by: $P_D = (C_{PD} + C_L) V_{CC}^2 f + P_Q$; where C_L = load capacitance; f = frequency of operation; for further details, see Application Note AN-90, "Family Characteristics".







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.