D485505G

NEC

MOS INTEGRATED CIRCUIT

μ**PD485505**

LINE BUFFER
5K-WORD BY 8-BIT

Description

The μPD485505 is a 5,048 words by 8 bits high speed FIFO (First In First Out) line buffer. Its CMOS static circuitry provides high speed access and low power consumption.

The μPD485505 can be used for one line delay and time axis conversion in high speed facsimile machines and digital copiers.

Moreover, the μPD485505 can execute read and write operations independently on an asynchronous basis. Thus the μPD485505 is suitable as a buffer for data transfer between units with different transfer rates and as a buffer for the synchronization of multiple input signals. There are three versions, E, K, P, and L. This data sheet can be applied to the version P and L. These versions operate with different specifications. Each version is identified with its lot number (refer to **7. Example of Stamping**).

Features

- 5,048 words by 8 bits
- Asynchronous read/write operations available
- Variable length delay bits; 21 to 5,048 bits (Cycle time: 25 ns)
                                          15 to 5,048 bits (Cycle time: 35 ns)
- Power supply voltage V_{CC} = 5.0 V $\pm$ 0.5 V
- Suitable for sampling one line of A3 size paper (16 dots/mm)
- All input/output TTL compatible
- 3-state output
- Full static operation; data hold time = infinity

Ordering Information

Part Number	R/W Cycle Time	Package
μPD485505G-25	25 ns	24-pin plastic SOP
μPD485505G-35	35 ns	(11.43 mm (450))

The mark ★ shows major revised points.

★ **Pin Configuration** (Marking side)

24-pin plastic SOP (11.43 mm (450))
[μPD485505G]

D_{OUT0}	1	24 — D_{IN0}
D_{OUT1}	2	23 — D_{IN1}
D_{OUT2}	3	22 — D_{IN2}
D_{OUT3}	4	21 — D_{IN3}
$\overline{RE}$	5	20 — $\overline{WE}$
$\overline{RSTR}$	6	19 — $\overline{RSTW}$
GND	7	18 — V_{CC}
RCK	8	17 — WCK
D_{OUT4}	9	16 — D_{IN4}
D_{OUT5}	10	15 — D_{IN5}
D_{OUT6}	11	14 — D_{IN6}
D_{OUT7}	12	13 — D_{IN7}

D_{IN0} - D_{IN7}	:	Data Inputs
D_{OUT0} - D_{OUT7}	:	Data Outputs
WCK	:	Write Clock Input
RCK	:	Read Clock Input
$\overline{WE}$	:	Write Enable Input
$\overline{RE}$	:	Read Enable Input
$\overline{RSTW}$	:	Reset Write Input
$\overline{RSTR}$	:	Reset Read Input
V_{CC}	:	+5.0 V Power Supply
GND	:	Ground

Remark Refer to **5. Package Drawing** for the 1-pin index mark.

Block Diagram

1. Input/Output Pin Function

Pin			I/O	Function
Pin Number	Symbol	Pin Name		
24 - 21 16 - 13	D_{IN0} | D_{IN7}	Data Input	In	Write data input pins. The data inputs are strobed by the rising edge of WCK at the end of a cycle and the setup and hold times (t_{DS}, t_{DH}) are defined at this point.
1 - 4 9 - 12	D_{OUT0} | D_{OUT7}	Data Output	Out	Read data output pins. The access time is regulated from the rising edge of RCK at the beginning of a cycle and defined by t_{AC}.
19	$\overline{RSTW}$	Reset Write Input	In	Reset input pin for the initialization of the write address pointer. The state of $\overline{RSTW}$ is strobed by the rising edge of WCK at the beginning of a cycle and the setup and hold times (t_{RS}, t_{RH}) are defined.
6	$\overline{RSTR}$	Reset Read Input	In	Reset input pin for the initialization of the read address pointer. The state of $\overline{RSTR}$ is strobed by the rising edge of RCK at the beginning of a cycle and the setup and hold times (t_{RS}, t_{RH}) are defined.
20	$\overline{WE}$	Write Enable Input	In	Write operation control signal input pin. When $\overline{WE}$ is in the disable mode ("H" level), the internal write operation is inhibited and the write address pointer stops at the current position.
5	$\overline{RE}$	Read Enable Input	In	Read operation control signal input pin. When $\overline{RE}$ is in the disable mode ("H" level), the internal read operation is inhibited and the read address pointer stops at the current position. The output changes to high impedance.
17	WCK	Write Clock Input	In	Write clock input pin. When $\overline{WE}$ is enabled ("L" level), the write operation is executed in synchronization with the write clock. The write address pointer is incremented simultaneously.
8	RCK	Read Clock Input	In	Read clock input pin. When $\overline{RE}$ is enabled ("L" level), the read operation is executed in synchronization with the read clock. The read address pointer is incremented simultaneously.

2. Operation Mode

μPD485505 is a synchronous memory. All signals are strobed at the rising edge of the clock (RCK, WCK). For this reason, setup time and hold time are specified for the rising edge of the clock (RCK, WCK).

2.1 Write Cycle

When the $\overline{\text{WE}}$ input is enabled ("L" level), a write cycle is executed in synchronization with the WCK clock input.

The data inputs are strobed by the rising edge of the clock at the end of a cycle so that read data after a one-line (5,048 bits) delay and write data can be processed with the same clock. Refer to Write Cycle Timing Chart.

When $\overline{\text{WE}}$ is disabled ("H" level) in a write cycle, the write operation is not performed during the cycle which the WCK rising edge is in the $\overline{\text{WE}}$ = "H" level (t_{WEW}). The WCK does not increment the write address pointer at this time.

Unless inhibited by $\overline{\text{WE}}$, the internal write address will automatically wrap around from 5,047 to 0 and begin incrementing again.

2.2 Read Cycle

When the $\overline{\text{RE}}$ input is enabled ("L" level), a read cycle is executed in synchronization with the RCK clock input and data is output after t_{AC}. Refer to Read Cycle Timing Chart.

When $\overline{\text{RE}}$ is disabled ("H" level) in a read cycle, the read operation is not performed during the cycle which the RCK rising edge is in the $\overline{\text{RE}}$ = "H" level (t_{REW}). The RCK does not increment the read address pointer at this time.

2.3 Write Reset Cycle/Read Reset Cycle

After power up, the μPD485505 requires the initialization of internal circuits because the read and write address pointers are not defined at that time.

It is necessary to satisfy setup requirements and hold times as measured from the rising edge of WCK and RCK, and then input the $\overline{\text{RSTW}}$ and $\overline{\text{RSTR}}$ signals to initialize the circuit.

Write and read reset cycles can be executed at any time and the address pointer returns zero. Refer to Write Reset Cycle Timing Chart, Read Reset Cycle Timing Chart.

Remark   Write and read reset cycles can be executed at any time and do not depend on the state of $\overline{\text{RE}}$ or $\overline{\text{WE}}$.

Operation-related Restriction

Following restriction exists to read data written in a write cycle.

Read the written data after an elapse of 1/2 write cycle + t_{WAR} since the write cycle ends (see **Figure 2.1**).
If t_{WAR} is not satisfied, the output data may undefined.

Figure 2.1 Delay Bits Restriction Timing Chart

Remark This timing chart describes only the delay bits restriction, and does not defines the $\overline{WE}$, $\overline{RE}$, $\overline{RSTW}$, $\overline{RSTR}$ signals.

NEC

3. Electrical Specifications

All voltages are referenced to GND.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5**Note** to V_{CC} + 0.5	V
Supply voltage	V_{CC}		-0.5 to $+7.0$	V
Output current	I_O		20	mA
Operating ambient temperature	T_A		0 to 70	˚C
Storage temperature	T_{stg}		-55 to $+125$	˚C

Note -3.0 V MIN. (Pulse width = 10 ns)

Caution   Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		4.5	5.0	5.5	V
High level input voltage	V_{IH}		2.4		V_{CC} + 0.5	V
Low level input voltage	V_{IL}		-0.3**Note**		$+0.8$	V
Operating ambient temperature	T_A		0		70	˚C

Note -3.0 V MIN. (Pulse width = 10 ns)

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Operating current	I_{CC}				80	mA
Input leakage current	I_I	V_I = 0 to V_{CC}, Other Input 0 V	-10		$+10$	μA
Output leakage current	I_O	V_O = 0 to V_{CC}, D_{OUT}: High impedance	-10		$+10$	μA
High level output voltage	V_{OH}	I_{OH} = -1 mA	2.4			V
Low level output voltage	V_{OL}	I_{OL} = 2 mA			0.4	V

Capacitance (T_A = 25 ˚C, f = 1 MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I				10	pF
Output capacitance	C_O				10	pF

AC Characteristics (Recommended Operating Conditions unless otherwise noted)[Notes 1, 2, 3]

Parameter	Symbol	μPD485505-25 MIN.	MAX.	μPD485505-35 MIN.	MAX.	Unit	Notes
Write clock cycle time	t_{WCK}	25		35		ns	
Write clock pulse width	t_{WCW}	11		12		ns	
Write clock precharge time	t_{WCP}	11		12		ns	
Read clock cycle time	t_{RCK}	25		35		ns	
Read clock pulse width	t_{RCW}	11		12		ns	
Read clock precharge time	t_{RCP}	11		12		ns	
Access time	t_{AC}		18		25	ns	
Write data-read delay time	t_{WAR}	470		470		ns	
Output hold time	t_{OH}	5		5		ns	
Output low-impedance time	t_{LZ}	5	18	5	25	ns	4
Output high-impedance time	t_{HZ}	5	18	5	25	ns	4
Input data setup time	t_{DS}	7		10		ns	
Input data hold time	t_{DH}	3		3		ns	
$\overline{RSTW}$/$\overline{RSTR}$ Setup time	t_{RS}	7		10		ns	5
$\overline{RSTW}$/$\overline{RSTR}$ Hold time	t_{RH}	3		3		ns	5
$\overline{RSTW}$/$\overline{RSTR}$ Deselected time (1)	t_{RN1}	3		3		ns	6
$\overline{RSTW}$/$\overline{RSTR}$ Deselected time (2)	t_{RN2}	7		10		ns	6
$\overline{WE}$ Setup time	t_{WES}	7		10		ns	7
$\overline{WE}$ Hold time	t_{WEH}	3		3		ns	7
$\overline{WE}$ Deselected time (1)	t_{WEN1}	3		3		ns	8
$\overline{WE}$ Deselected time (2)	t_{WEN2}	7		10		ns	8
$\overline{RE}$ Setup time	t_{RES}	7		10		ns	9
$\overline{RE}$ Hold time	t_{REH}	3		3		ns	9
$\overline{RE}$ Deselected time (1)	t_{REN1}	3		3		ns	10
$\overline{RE}$ Deselected time (2)	t_{REN2}	7		10		ns	10
$\overline{WE}$ Disable time	t_{WEW}	0		0		ms	
$\overline{RE}$ Disable time	t_{REW}	0		0		ms	
Write reset time	t_{RSTW}	0		0		ms	
Read reset time	t_{RSTR}	0		0		ms	
Transition time	t_T	3	35	3	35	ns	

Notes 1. AC measurements assume t_T = 5 ns.

2. AC Characteristics test condition

Input Timing Specification

Output Timing Specification

Output Loads for Timing

3. Input timing reference levels = 1.5 V. Output timing reference levels; V_{OH} = 2.0 V, V_{OL} = 0.8 V.

4. t_{LZ} and t_{HZ} are measured at ±200 mV from the steady state voltage. Under any conditions, $t_{LZ} \geq t_{HZ}$.

5. If either t_{RS} or t_{RH} is less than the specified value, reset operations are not guaranteed.

6. If either t_{RN1} or t_{RN2} is less than the specified value, reset operations may extend to cycles preceding or following the period of reset operations.

7. If either t_{WES} or t_{WEH} is less than the specified value, write disable operations are not guaranteed.

8. If either t_{WEN1} or t_{WEN2} is less than the specified value, internal write disable operations may extend to cycles preceding or following the period of write disable operations.

9. If either t_{RES} or t_{REH} is less than the specified value, read disable operations are not guaranteed.

10. If either t_{REN1} or t_{REN2} is less than the specified value, internal read disable operations may extend to cycles preceding or following the period of read disable operations.

Write Cycle Timing Chart

Remark $\overline{\text{RSTW}}$ = "H" level

Read Cycle Timing Chart

Remark $\overline{\text{RSTR}}$ = "H" level

Write Reset Cycle Timing Chart ($\overline{\text{WE}}$ = Active)

Note In write reset cycle, reset operation is executed even without a reset cycle (t_{RSTW}).
WCK can be input any number of times in a reset cycle.

Write Reset Cycle Timing Chart ($\overline{\text{WE}}$ = Inactive)

Note In write reset cycle, reset operation is executed even without a reset cycle (t_{RSTW}).
WCK can be input any number of times in a reset cycle.

Read Reset Cycle Timing Chart ($\overline{\text{RE}}$ = Active)

Note In read reset cycle, reset operation is executed even without a reset cycle (t_{RSTR}).
RCK can be input any number of times in a reset cycle.

Read Reset Cycle Timing Chart ($\overline{\text{RE}}$ = Inactive)

Note In read reset cycle, reset operation is executed even without a reset cycle (t_{RSTR}).
RCK can be input any number of times in a reset cycle.

4. Application

4.1 1 H Delay Line

μPD485505 easily allows a 1 H (5,048 bits) delay line (see **Figure 4.1**).

Figure 4.1 1 H Delay Line Circuit

Figure 4.2 1 H Delay Line Timing Chart

Remark $\overline{\text{RE}}$, $\overline{\text{WE}}$ = "L" level

4.2 n Bit Delay

It is possible to make delay read from the write data with the μPD485505.

(1) Perform a reset operation in the cycle proportionate to the delay length. (**Figure 4.3**)
(2) Shift the input timing of write reset ($\overline{\text{RSTW}}$) and read reset ($\overline{\text{RSTR}}$) depending on the delay length. (**Figure 4.4**)
(3) Shift the address by disabling $\overline{\text{RE}}$ for the period proportionate to the delay length. (**Figure 4.5**)

n bit: Delay bits from write cycle to read cycle correspond to a same address cell.

Restrictions

Delay bits n can be set from minimum bits to maximum bits depending on the operating cycle time. Refer to **2. Operation Mode Operation-related Restriction**.

Cycle time	MIN.	MAX.
25 ns	21 bits	5,048 bits
35 ns	15 bits	5,048 bits

Figure 4.3 n-Bit Delay Line Timing Chart (1)

Remark $\overline{\text{RE}}$, $\overline{\text{WE}}$ = "L" level

Figure 4.4 n-Bit Delay Line Timing Chart (2)

Remark $\overline{RE}$, $\overline{WE}$ = "L" level

Figure 4.5 n-Bit Delay Line Timing Chart (3)

Remark $\overline{WE}$ = "L" level

4.3 Double-speed Conversion

Figure 4.6 shows an example timing chart of double-speed and twice reading operation ($f_R = 2f_W$, 5,048 by 2 cycle) for a write operation ($f_W = 5,048$ cycle).

Caution   The read operation collide with the write operation on the same line, last n bits output data (5,048–n to 5,048) in the first read operation will be undefined (see Figure 4.6 Double-speed Conversion Timing Chart).

Undefined bits mentioned above depend on the cycle time.

Read cycle time	Undefined bits
25 ns	21 bits
35 ns	15 bits

Figure 4.6 Double-speed Conversion Timing Chart

Remark $\overline{RE}$, $\overline{WE}$ = "L" level

★   **5. Package Drawing**

24-PIN PLASTIC SOP (11.43 mm (450))

detail of lead end

NOTE

Each lead centerline is located within 0.12 mm of
its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	15.5±0.2
B	1.27 MAX.
C	1.27 (T.P.)
D	0.42±0.08
E	0.1±0.1
F	2.1±0.2
G	2.0
H	12.2±0.3
I	8.4±0.2
J	1.9±0.2
K	$0.17^{+0.08}_{-0.07}$
L	0.9±0.2
M	0.12
N	0.10
P	5°±5°

P24GM-50-450A-4

6. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μPD485505.

Type of Surface Mount Device

μ**PD485505G: 24-pin plastic SOP (11.43 mm (450))**

7. Example of Stamping

Letter E in the fifth character position in a lot number signifies version E, letter K, version K, letter P, version P, and letter L, version L.

```
┌─────────────────────────────────────────┐
│                                          │
│        NEC        JAPAN                   │
│                                          │
│     D485505                              │
│                                          │
│                                          │
│     ××××□××××                            │
│                                          │
└─────────────────────────────────────────┘
          └──────┬──────┘
            Lot number
```

┌─ **NOTES FOR CMOS DEVICES** ─┐

① **PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and trans-ported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② **HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ **STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]