

# HGTD8P50G1, HGTD8P50G1S

# 8A, 500V P-Channel IGBTs



### Features

- 8A, 500V
- 3.7V V<sub>CE(SAT)</sub>
- Typical Fall Time 1800ns
- High Input Impedance
- T<sub>J</sub> = +150°C

## Description

c.con


The HGTD8P50G1 and the HGTD8P50G1S are P-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drives. This P- channel IGBT can be paired with N-Channel IGBTs to form a complementary power switch and it is ideal for half bridge circuit configurations. These types can be operated directly from low power integrated circuits.

#### PACKAGING AVAILABILITY

| PART NUMBER | PACKAGE  | BRAND  |
|-------------|----------|--------|
| HGTD8P50G1  | TO-251AA | G8P50G |
| HGTD8P50G1S | TO-252AA | G8P50G |

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-252AA variant in the tape and reel, i.e., HGTD8P50G1S9A.

The development type number for these devices is TA49015.



#### Absolute Maximum Ratings T<sub>C</sub> = +25°C, Unless Otherwise Specified

|  | HGTD8P50G1/G1S | UNITS |
|--|----------------|-------|
| Collector-Emitter Breakdown VoltageBV <sub>CES</sub>   | -500           | V     |
| Emitter-Collector Breakdown VoltageBV <sub>ECS</sub>   | 10             | V     |
| Collector Current Continuous   |                |       |
| At $T_{C} = +25^{\circ}C$ $I_{C25}$  | -12            | A     |
| At $T_{C} = +90^{\circ}C$ $I_{C90}$  | -8             | А     |
| Collector Current Pulsed (Note 1)  | -18            | A     |
| Sate-Emitter Voltage ContinuousV <sub>GES</sub>  | ±20            | V     |
| Gate-Emitter Voltage Pulsed  | ±30            | V     |
| witching SOA at T <sub>C</sub> = +25°C, V <sub>CL</sub> = -350VSSOA  |                |       |
| No Snubber, Figure 17 - Circuit 1  | -3             | А     |
| With 0.1µF Capacitor, Figure 17 - Circuit 2  | -18            | A     |
| ower Dissipation Total at T <sub>C</sub> = +25°C P <sub>D</sub>  | 66             | W     |
| lower Dissipation Derating T <sub>C</sub> > +25°C  | 0.53           | W/ºC  |
| D <mark>perating and Storag</mark> e Junction Temperature  | -40 to +150    | °C    |
| Maximum Lead Temperature for SolderingTL           (0.125" from case for 5s)                               | +260           | °C    |
| NOTE:  |                |       |
| 1. $T_J = 25^{\circ}$ C, $V_{CL} = 350$ V, $R_{GE} = 25\Omega$ , Figure 17 - Circuit 2 ( $C_1 = 0.1\mu$ F) |                |       |





| PARAMETERS                           | SYMBOL                | TEST CONDITIONS                                     |   | MIN  | ТҮР  | MAX  |      |
|--------------------------------------|-----------------------|---|---|------|------|------|------|
| Collector-Emitter Breakdown Voltage  | BV <sub>CES</sub>     | I <sub>CE</sub> = -250μA<br>V <sub>CL</sub> = -600V | V <sub>GE</sub> = 0V  | -500 | -    | -    | V    |
| Emitter-Collector Breakdown Voltage  | BV <sub>ECS</sub>     | I <sub>EC</sub> = 1mA                               | V <sub>GE</sub> = 0V  | 10   | -    | -    | V    |
| Collector-Emitter Leakage Current    | I <sub>CES</sub>      | $V_{CE} = BV_{CES}$                                 | $T_{\rm C}$ = +25°C   | -    | -    | -250 | μΑ   |
|                                      |                       | $V_{CE} = 0.8 \text{ BV}_{CES}$                     | T <sub>C</sub> = +150°C   | -    | -    | -1.0 | mA   |
| Collector-Emitter Saturation Voltage | V <sub>CE(SAT)</sub>  | $I_{CE} = -3.0A$                                    | $T_{\rm C}$ = +25°C   | -    | -2.5 | -2.9 | V    |
|                                      |                       | V <sub>GE</sub> = -15V                              | T <sub>C</sub> = +150°C   | -    | -2.3 | -2.8 | V    |
|                                      |                       | $I_{CE} = I_{C90}$                                  | $T_{\rm C} = +25^{\rm o}{\rm C}$  | -    | -3.0 | -3.7 | V    |
|                                      |                       | V <sub>GE</sub> = -15V                              | T <sub>C</sub> = +150°C   | -    | -3.3 | -4.0 | V    |
| Gate-Emitter Threshold Voltage       | V <sub>GE(TH)</sub>   | I <sub>CE</sub> = -1.0mA                            | $V_{CE} = V_{GE}$   | -4.5 | -6.0 | -7.5 | V    |
| Gate-Emitter Leakage Current         | I <sub>GES</sub>      | $V_{GE} = \pm 20V$                                  |   | -    | -    | ±100 | nA   |
| Gate-Emitter Plateau Voltage         | V <sub>GE(PL)</sub>   | I <sub>C</sub> = 3A                                 | $V_{CE} = 0.5 \text{ BV}_{CES}$   | -    | -7.0 | -    | V    |
| On-State Gate Charge                 |                       | $I_{\rm C} = 3A,$                                   | V <sub>GE</sub> = -15V  | -    | 16   | 25   | nC   |
|                                      |                       | $V_{CE} = 0.5 BV_{CES}$                             | V <sub>GE</sub> = -20V  | -    | 22   | 30   | nC   |
| Current Turn-On Delay Time           | t <sub>D(ON)</sub> I  | R <sub>L</sub> = 113Ω                               | $I_{CE} = -3A,$   | -    | 45   | -    | ns   |
| Current Rise Time                    | t <sub>RI</sub>       | ]   | $V_{GE} = -15V$<br>$V_{CE} = -350V$<br>$P_{CE} = -250$  | -    | 85   | -    | ns   |
| Current Turn-off Delay Time          | t <sub>D(OFF)</sub> I | L = 100µH   | $ R_G = 25Ω  T_J = +150°C  Fig. 17, Circuit 1 $   | -    | 480  | 680  | ns   |
| Current Fall Time                    | t <sub>FI</sub>       |   |   | -    | 1800 | 2500 | ns   |
| Turn-Off Energy (Note 1)             | E <sub>OFF</sub>      | ]   |   | -    | 0.8  | -    | mJ   |
| Current Turn-Off Delay Time          | t <sub>D(OFF)</sub> I | L = 100µH   | $I_{CE} = -8A,$   | -    | 100  | 200  | ns   |
| Current Fall Time                    | t <sub>FI</sub>       |   | $V_{GE} = -15V$<br>$V_{CE} = -350V$<br>$R_G = 25\Omega$   | -    | 3500 | 4000 | ns   |
| Turn-Off Energy (Note 1)             | E <sub>OFF</sub>      |   | $R_G = 2002$<br>$T_J = +150^{\circ}C$<br>Fig. 17, Circuit 2<br>$C_1 = .022\mu F$                    | -    | 1.3  | -    | mJ   |
| Latching Current                     | ΙL                    | L = 100μΗ   | $V_{GE} = -15V \\ R_{G} = 25\Omega \\ T_{J} = +25^{\circ}C \\ V_{CE} = -350V \\ Fig. 17, Circuit 1$ | -3   | -    | -    | A    |
| Thermal Resistance                   | R <sub>θJC</sub>      |   | 1   |      | 1.75 | 1.90 | °C/W |

# Specifications HGTD8P50G1, HGTD8P50G1S

NOTE:


 Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). The HGTD8P50G1 and HGTD8P50G1S were tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include diode losses.





EMITTER CURRENT

SNUBBER CAPACITANCE



#### HGTD8P50G1, HGTD8P50G1S

## **Operating Frequency Information**

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figure 7, Figure 8 and Figure 9. The operating frequency plot (Figure 10) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/t_{D(OFF)I}$ .  $t_{D(OFF)I}$  deadtime (the denominator) has been arbitrarily held to 10% of the onstate time for a 50% duty factor. Other definitions are possible. t<sub>D(OFF)I</sub> is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device Turn-Off delay can establish an additional frequency limiting condition for an application other than T<sub>IMAX</sub>. t<sub>D(OFF)1</sub> is important when controlling output ripple under a lightly loaded condition.  $f_{MAX2}$  is defined by  $f_{MAX2}$  = (P<sub>D</sub> - $P_C)/E_{OFF}$ . The allowable dissipation ( $P_D$ ) is defined by  $P_D$  =  $(T_{JMAX} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed Pd. A 50% duty factor was used (Figure 10) and the conduction losses (Pc) are approximated by  $Pc = (V_{CE} \bullet I_{CE})/2$ .  $E_{OFF}$  is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ( $I_{CE} = 0A$ ).

The switching power loss (Figure 10) is defined as  $f_{MAX2} \bullet E_{OFF}.$  Turn-On switching losses are not included because they can be greatly influenced by external circuit conditions and components.

## Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "†ECCOSORBD LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- 5. Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in Turn-On of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.


† Trademark Emerson and Cumming, Inc.

#### INTERSILT CORPORATION PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

| 4,364,073 | 4,417,385 | 4,430,792 | 4,443,931 | 4,466,176 | 4,516,143 | 4,532,534 | 4,567,641 |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 4,587,713 | 4,598,461 | 4,605,948 | 4,618,872 | 4,620,211 | 4,631,564 | 4,639,754 | 4,639,762 |
| 4,641,162 | 4,644,637 | 4,682,195 | 4,684,413 | 4,694,313 | 4,717,679 | 4,743,952 | 4,783,690 |
| 4,794,432 | 4,801,986 | 4,803,533 | 4,809,045 | 4,809,047 | 4,810,665 | 4,823,176 | 4,837,606 |
| 4,860,080 | 4,883,767 | 4,888,627 | 4,890,143 | 4,901,127 | 4,904,609 | 4,933,740 | 4,963,951 |
| 4,969,027 |           |           |           |           |           |           |           |

## TO-251AA

3 LEAD JEDEC TO-251AA PLASTIC PACKAGE



| Gate      |
|-----------|
| Collector |
| Emitter   |
| Collector |
|           |


|                | INCHES    |           | MILLIMETERS |          |       |
|----------------|-----------|-----------|-------------|----------|-------|
| SYMBOL         | MIN       | MAX       | MIN         | MAX      | NOTES |
| А              | 0.086     | 0.094     | 2.19        | 2.38     | -     |
| A <sub>1</sub> | 0.018     | 0.022     | 0.46        | 0.55     | 3, 4  |
| b              | 0.028     | 0.032     | 0.72        | 0.81     | 3, 4  |
| b <sub>1</sub> | 0.033     | 0.040     | 0.84        | 1.01     | 3     |
| b <sub>2</sub> | 0.205     | 0.215     | 5.21        | 5.46     | 3, 4  |
| С              | 0.018     | 0.022     | 0.46        | 0.55     | 3, 4  |
| D              | 0.270     | 0.290     | 6.86        | 7.36     | -     |
| E              | 0.250     | 0.265     | 6.35        | 6.73     | -     |
| е              | 0.090 TYP |           | 2.28 TYP    |          | 5     |
| e <sub>1</sub> | 0.180     | 0.180 BSC |             | 4.57 BSC |       |
| H <sub>1</sub> | 0.035     | 0.045     | 0.89        | 1.14     | -     |
| J <sub>1</sub> | 0.040     | 0.045     | 1.02        | 1.14     | 6     |
| L              | 0.355     | 0.375     | 9.02        | 9.52     | -     |
| L <sub>1</sub> | 0.075     | 0.090     | 1.91        | 2.28     | 2     |

NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-251AA outline dated 9-88.

2. Solder finish uncontrolled in this area.

- 3. Dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder plating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 2 dated 10-95.



MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

| Lead 1  | Gate      |
|---------|-----------|
| Lead 3  | Source    |
| Term. 4 | Collector |

| PACKAGE |        |     |     |   |
|---------|--------|-----|-----|---|
|         |        | INC | HES | ſ |
| •       | SYMBOL | MIN | MAY | ſ |

|                | INCHES |           | MILLIMETERS |      |       |
|----------------|--------|-----------|-------------|------|-------|
| SYMBOL         | MIN    | MAX       | MIN         | MAX  | NOTES |
| A              | 0.086  | 0.094     | 2.19        | 2.38 | -     |
| A <sub>1</sub> | 0.018  | 0.022     | 0.46        | 0.55 | 4, 5  |
| b              | 0.028  | 0.032     | 0.72        | 0.81 | 4, 5  |
| b <sub>1</sub> | 0.033  | 0.040     | 0.84        | 1.01 | 4     |
| b <sub>2</sub> | 0.205  | 0.215     | 5.21        | 5.46 | 4, 5  |
| b <sub>3</sub> | 0.190  | -         | 4.83        | -    | 2     |
| С              | 0.018  | 0.022     | 0.46        | 0.55 | 4, 5  |
| D              | 0.270  | 0.290     | 6.86        | 7.36 | -     |
| E              | 0.250  | 0.265     | 6.35        | 6.73 | -     |
| е              | 0.090  | ) TYP     | 2.28        | TYP  | 7     |
| e <sub>1</sub> | 0.180  | 0.180 BSC |             | BSC  | 7     |
| H <sub>1</sub> | 0.035  | 0.045     | 0.89        | 1.14 | -     |
| J <sub>1</sub> | 0.040  | 0.045     | 1.02        | 1.14 | -     |
| L              | 0.100  | 0.115     | 2.54        | 2.92 | -     |
| L <sub>1</sub> | 0.020  | -         | 0.51        | -    | 4, 6  |
| L <sub>2</sub> | 0.025  | 0.040     | 0.64        | 1.01 | 3     |
| L <sub>3</sub> | 0.170  | -         | 4.32        | -    | 2     |

NOTES:


1. These dimensions are within allowable dimensions of Rev. B of JEDEC TO-252AA outline dated 9-88.

2. L<sub>3</sub> and b<sub>3</sub> dimensions establish a minimum mounting surface for terminal 4.

- 3. Solder finish uncontrolled in this area.
- 4. Dimension (without solder).
- 5. Add typically 0.002 inches (0.05mm) for solder plating.
- 6. L<sub>1</sub> is the terminal length for soldering.
- 7. Position of lead to be measured 0.090 inches (2.28mm) from bottom of dimension D.
- 8. Controlling dimension: Inch.
- 9. Revision 5 dated 10-95.



#### HGTD8P50G1, HGTD8P50G1S



#### All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

#### Sales Office Headquarters

#### NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

#### EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029