


DIGITAL CONTROLLED AUDIO PROCESSOR WITH SURROUND SOUND MATRIX

- 1 STEREO INPUT
- VOLUME CONTROL IN 1.25dB STEP
- TREBLE AND BASS CONTROL
- THREE SURROUND MODES ARE AVAIL-ABLE:
 - MOVIE, MUSIC AND SIMULATED
- FOUR SPEAKER ATTENUATORS:
 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE FACILITY
 INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL BUS

DESCRIPTION

The TDA7344 is a volume tone (bass and treble) balance (Left/Right) processor for quality audio applications in car radio and Hi-Fi systems. It reproduces surround sound by using phase

PIN CONNECTIONS




shifters and a signal matrix. Control of all the functions is accomplished by serial bus. The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.

Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and DC stepping are obtained.

CREF [42	Vs	
PS2 🗖	2	41		Р34
PS2A	3	40	P53	
PS1 🗖	4	39	PS4A 44 43 42 41 40 39 38 37 36 35	34
PS1A	5	38	P54 HP1 1	33 🗌 LP
LP1 🗖	6	37	LP HP2 2	32 REAR
HP1 🗆	7	36	REAR N.C. 3	э1 🗌 N.C.
HP2	8	35		30 🗌 R-in
L-in 🗖	9	34		
LOUD-L 🗆	10	33	AC-Ro	the second se
AC-Lo 🗆	11	32	AC-Rin AC-Lo	28 AC-Ro
AC-Lin 🗖	12	31	BASS-RA AC-LIN 7	27 AC-Rin
BASS-LA	13	30	BASS-RB BASS-LA B	26 🗌 BASS-RA
BASS-LB	14	29	TREBLE-R BASS-LB 9	25 BASS-RB
TREBLE-L 🗖	15	28	VARD-R TREBLE-L 10	
VARo-L	15	27	UARI-R	23 UAR0-R
VARi-L	17	26	ADDR	4
Lout 🗖	18	25		
Rout 🗆	19	24	SCL	er.
Lout AUX	20	23	SCL THOLE THORE AND ACMON	요 요
Rout AUX 🗌	21	22	AGND	2 11307007 344 - Pen
1111	M937DA7344-8	9		


dzsc.com

BLOCK DIAGRAM



SGS-THOMSON MICROELECTRONICS

TEST CIRCUIT



THERMAL DATA

Symbol	Description	Value	Unit
R _{th j-pins}	Thermal Resistance Junction-pins Max.	85	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	11	V
T _{amb}	Operating Ambient Temperature	-10 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	7	9	10.5	V
V _{CL}	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.02	0.1	%
S/N	Signal to Noise Ratio V _{out} = 1Vrms (made = OFF)		106		dB
Sc	Channel Separation f = 1KHz		70		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Treble Control (2db step)	-14		+14	dB
	Bass Control (2db step)	-14		+14	dB
	Balance Control 1.25dB step (Lcн, Rcн)	-38.75		0	dB
	Mute Attenuation		90		dB



ELECTRICAL CHARACTERISTICS (refer to the test circuit $T_{amb} = 25^{\circ}C$, $V_S = 9V$, $R_L = 10K\Omega$, $R_G = 600\Omega$, all controls flat (G = 0), Effect Ctrl = -6dB, MODE = OFF; f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		7	9	10.5	V
I _S	Supply Current		20	25	35	mA
SVR	Ripple Rejection	LCH / RCH out, Mode = OFF	60	80		dB

INPUT STAGE

R _{II}	Input Resistance		35	50	65	KΩ
Vcl	Clipping Level	THD = 0.3%; Lin or Rin	2	2.5		Vrms
		THD = 0.3%; Rin + Lin (2)		3.0		Vrms
CRANGE	Control Range			19.68		dB
A _{VMIN}	Min. Attenuation		-1	0	1	dB
AVMAX	Max. Attenuation		18.68	19.68	20.68	dB
A _{STEP}	Step Resolution		0.11	0.31	0.51	dB
V _{DC}	DC Steps	adjacent att. step	-3	0	3	mV

VOLUME CONTROL

CRANGE	Control Range		70	75		dB
A _{VMIN}	Min. Attenuation		-1	0	1	dB
A _{VMAX}	Max. Attenuation		70	75		dB
A _{STEP}	Step Resolution	Av = 0 to $-40dB$	0.5	1.25	1.75	dB
EA	Attenuation Set Error	Av = 0 to -20dB Av = -20 to -60dB	-1.5 -3	0	1.5 2	dB dB
Ε _T	Tracking Error				2	dB
V _{DC}	DC Steps	adjacent attenuation steps From 0dB to Av max	-3 -5	0 0.5	3 5	mV mV

BASS CONTROL (1)

Gb	Control Range	Max. Boost/cut	<u>+</u> 11.5	<u>+</u> 14	<u>+</u> 16	dB
B _{STEP}	Step Resolution		1	2	3	dB
R _B	Internal Feedback Resistance		32	44	56	KΩ

TREBLE CONTROL (1)

Gt	Control Range	Max. Boost/cut	<u>+</u> 13	<u>+</u> 14	<u>+</u> 15	dB
T _{STEP}	Step Resolution		0.5	2	1.5	dB
EFFECT CO	ONTROL					

CRANGE	Control Range	- 21		- 6	dB
S _{STEP}	Step Resolution		1		dB



ELECTRICAL CHARACTERISTICS (continued) SURROUND SOUND MATRIX

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
G _{OFF}	In-phase Gain (OFF)	$\begin{array}{l} \mbox{Mode OFF, Input signal of} \\ \mbox{1kHz, 1.4 } V_{p\text{-}p}, \ \mbox{R}_{in} \rightarrow \mbox{R}_{out} \\ \mbox{L}_{in} \rightarrow \mbox{L}_{out} \end{array}$	-1.5	0	1.5	dB
D_{GOFF}	LR In-phase Gain Difference (OFF)	$\begin{array}{l} \mbox{Mode OFF, Input signal of} \\ 1\mbox{Hz, 1.4 } V_{p\mbox{-}p} \\ (\mbox{R}_{in} \rightarrow \mbox{R}_{out}), \ (\mbox{L}_{in} \rightarrow \mbox{L}_{out}) \end{array}$	-1.5	0	1.5	dB
G _{MOV1}	In-phase Gain (Movie 1)	$\begin{array}{l} \mbox{Movie mode, Effect Ctrl = -6dB} \\ \mbox{Input signal of 1kHz, 1.4 } V_{p\text{-}p} \\ \mbox{R}_{in} \rightarrow R_{out}, \ L_{in} \rightarrow L_{out} \end{array}$		7		dB
G _{MOV2}	In-phase Gain (Movie 2)	$\begin{array}{l} \mbox{Movie mode, Effect Ctrl = -6dB} \\ \mbox{Input signal of 1kHz, 1.4 } V_{p\text{-}p} \\ \mbox{R}_{in} \rightarrow R_{out}, \mbox{L}_{in} \rightarrow L_{out} \end{array}$		8		dB
D _{GMOV}	LR In-phase Gain Diffrence (Movie)	$\begin{array}{l} \mbox{Movie mode, Effect Ctrl = -6dB} \\ \mbox{Input signal of 1kHz, 1.4 } V_{p\text{-}p} \\ \mbox{(}R_{in} \rightarrow R_{out}\mbox{)} - (L_{in} \rightarrow L_{out}\mbox{)} \end{array}$		0		dB
G _{MUS1}	In-phase Gain (Music 1)	$ \begin{array}{l} Music mode, Effect Ctrl = -6dB \\ Input signal of 1kHz, 1.4 \ V_{p\text{-}p} \\ (R_{in} \rightarrow R_{out}) - (L_{in} \rightarrow L_{out}) \end{array} $		6		dB
G _{MUS2}	In-phase Gain (Music 2)	$\begin{array}{l} Music mode, Effect Ctrl = -6dB \\ Input signal of 1kHz, 1.4 \ V_{p\text{-}p} \\ R_{in} \rightarrow R_{out}, \ L_{in} \rightarrow L_{out} \end{array}$		7.5		dB
D _{GMUS}	LR In-phase Gain Difference (Music)	$\begin{array}{l} Music mode, Effect \ Ctrl = -6dB \\ Input \ signal \ of \ 1kHz, \ 1.4 \ V_{p\text{-}p} \\ (R_{in} \rightarrow R_{out}) - (L_{in} \rightarrow L_{out}) \end{array}$		0		dB
L _{MON1}	Simulated L Output 1	$ \begin{array}{l} \mbox{Simulated Mode, Effect Ctrl = -6dB} \\ \mbox{Input signal of 250Hz,} \\ \mbox{1.4 } V_{p\text{-}p}, R_{in} \mbox{ and } L_{in} \rightarrow L_{out} \end{array} $		4.5		dB
L _{MON2}	Simulated L Output 2	Simulated Mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V _{p-p} , R _{in} and L _{in} \rightarrow L _{out}		- 4.0		dB
L _{MON3}	Simulated L Output 3	$ \begin{array}{l} \mbox{Simulated Mode, EffectCtrl = -6dB} \\ \mbox{Input signal of } 3.6 \mbox{Hz,} \\ \mbox{1.4 } V_{p\text{-}p}, R_{in} \mbox{ and } L_{in} \rightarrow L_{out} \end{array} $		7.0		dB
R _{MON1}	Simulated R Output 1	Simulated Mode, Effect Ctrl = -6dB Input signal of 250Hz, 1.4 V_{p-p} , R_{in} and $L_{in} \rightarrow R_{out}$		- 4.5		dB
R _{MON2}	Simulated R Output 2	Simulated Mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} , R_{in} and $L_{in} \rightarrow R_{out}$		3.8		dB
R _{MON3}	Simulated R Output 3	$ \begin{array}{l} \mbox{Simulated Mode, Effect Ctrl = -6dB} \\ \mbox{Input signal of } 3.6kHz, \\ \mbox{1.4 } V_{p\text{-}p}, R_{in} \mbox{ and } L_{in} \rightarrow R_{out} \end{array} $		- 20		dB
R _{LP1}	Low Pass Filter Resistance		7.5	10	12.5	KΩ
R _{PS1}	Phase Shifter 1 Resistance		13.5	17.95	22.5	kΩ
R _{PS2}	Phase Shifter 2 Resistance		0.3	0.4	0.5	KΩ
R _{PS3}	Phase Shifter 3 Resistance		13.6	18.08	22.6	KΩ
R _{PS4}	Phase Shifter 4 Resistance		13.6	18.08	22.6	KΩ
R _{HPF}	High Pass Filter Resistance		45	60	75	KΩ
R _{LPF}	LP Pin Impedance		7.5	10	12.5	KΩ



ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SPEAKER	ATTENUATORS					
Crange	Control Range		35	37.5	40	dB
SSTEP	Step Resolution		0.5	1.25	1.75	dB
E _A	Attenuation set error		-1.5		1.5	dB
A _{MUTE}	Output Mute Attenuation		80	90		dB
V _{DC}	DC Steps	adjacent att. steps from 0 to mute		0 1		mV mV
SPEAKER	ATTENUATORS AUX					
C _{range}	Control Range		70	75		dB
SSTEP	Step Resolution	Av = 0 to -40 dB	0.5	1.25	1.75	dB
EA	Attenuation set error	Av = 0 to 20dB	-1.5	0	1.5	dB
		Av = -20 to -60dB	-3	0	2	dB
V _{DC}	DC Steps	adjacent att. steps	-3	0	3	mV
A _{MUTE}	Output Mute Attenuation		80	90		dB
AUDIO OU	TPUTS					
V _{OCL}	Clipping Level	d = 0.3%	2	2.5		Vrms
R _{OUT}	Output resistance		100	200	300	Ω
V _{OUT}	DC Voltage Level		4.2	4.5	4.8	V
GENERAL						
$N_{O(OFF)}$	Output Noise (OFF)	$B_W = 20Hz$ to 20KHz Output R and L Output AUX R and L		8 15	15 30	μVrms μVrms
N _{O(MOV)}	Output Noise (Movie)	$\begin{array}{l} \text{Mode} = \text{Movie} \ , \\ \text{Bw} \ = \ 20\text{Hz} \ \text{to} \ 20\text{KHz} \\ \text{R}_{\text{out}} \ \text{and} \ \text{L}_{\text{out}} \ \text{measurement} \end{array}$		30		μVrms
N _{O(MUS)}	Output Noise (Music)	$\begin{array}{l} Mode = Music \ , \\ B_W = 20Hz \ to \ 20KHz , \\ R_{out} \ and \ L_{out} \ measurement \end{array}$		30		μVrms
N _{O(MON)}	Output Noise (Simulated)	Mode = Simulated, $B_W = 20Hz$ to 20KHz R_{out} and L_{out} measurement		30		μVrms
d	Distorsion	$Av = 0$; $V_{in} = 1Vrms$		0.02	0.1	%
S _C	Channel Separation		60	70		dB

BUS INPUTS

VIL	Input Low Voltage				1	V
VIH	Input High Voltage		3			V
I _{IN}	Input Current		-5		+5	μΑ
Vo	Output Voltage SDA Acknowledge	I _O = 1.6mA		0.4	0.8	V

Note:

(1) Bass and Treble response: The center frequency and the resonance quality can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network.

(2) The peack voltage of the two input signals must be less then $\frac{V_S}{2}$:

$$(Lin + Rin)_{peak} \bullet A_{Vin} < \frac{V_s}{2}$$

I²C BUS INTERFACE

Data transmission from microprocessor to the TDA7344 and viceversa takes place through the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an ac-

Figure 3: Data Validity on the I²CBUS

knowledge bit. The MSB is transferred first. Acknowledge

The master (μ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the μ P can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.




Figure 4: Timing Diagram of I²CBUS





Figure 5: Acknowledge on the I²CBUS





SOFTWARE SPECIFICATION


Interface Protocol

The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7344 address (the 8th bit of the byte must be 0). The TDA7344 must always acknowledge at the end

of each transmitted byte.

- A subaddress (function) bytes (identified by the MSB = 0)
- A sequence of dates and subaddresses (N bytes + achnowledge. The dates are identified by MSB = 1, subaddresses by MSB = 0)
- A stop condition (P)



ACK = Achnowledge S = Start

P = Stop

INTERFACE FEATURES

- Due to the fact that the MSB is used to select if the byte transmitted is a subaddress (function) or a data (value), between a start and stop condition, is possible to receive, how many subaddresses and datas as wanted.
- The subaddress (function) is fixed until a new subaddress is transmitted, so the TDA7344 can receive how many data as wanted for the selected subaddress (without the need for a new start condition)
- If TDA7344 receives a subaddress with the LSB = 1 the incremental bus is selected, so it enters in a loop condition that means that every acknowledge will increase automatically the subaddress (function) and it receives the data related to the new subaddress.

EXAMPLES

1) NO INCREMENTAL BUS

TDA7344 receives a start condition, the correct chip address, a subaddress with the LSB = 0 (no incremental bus), N-datas (all these datas concern the subaddress selected), a new subaddress, N-data, a stop condition.

So it can receive in a single transmission how many subaddress are necessary, and for each subaddress how many data are necessary.

2) INCREMENTAL BUS

TDA7344 receives a start condition, the correct chip address a subaddress with the LSB = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress.

The first data that it receives doesn't concern the subaddress sended but the next one, the second one concerns the subaddress sended plus two in the loop etc, and at the end it receives the stop condition.

In the pictures there are some examples:

S = start

Α	CHIP ADDRESS
0	80 (HEX)
1	82 (HEX)

ACK = acknowledge

B = 1 incremental bus, B = 0 no incremental bus P = stop

1) one subaddress, with n data concerning that subaddress (no incremental bus)

		Cł	HIF	, v	DD	RES	55				5	SUE	BAD	DRI	ESS	3			DA	TA	1	• • •	DA	TA	n			
	Γ																											
	MSE	3					1	LSE	3	MSE	3						LSE	3 1	MSE	3				l	SE]		
S	1	0	0	0	Ø	Ø	A	Ø	ACK	0	A0	A1	A2	AЗ	X	X	0	ACK	1			DATA				ACK	Р	


M93TDA7344-29



2) one subaddress, (with incremental bus), with n data (data1 that concerns subaddress +1, data 2 that concerns subaddress + 2 etc.)

CHIP A	DDRESS	SUBADDR	ESS	DAT	A 1 Df	ATA n
MSB	LSB	MSB	LSE	MSB		LSB
S 1 0 0 0	0 0 A 0 ACK	0 A0 A1 A2 A3	X X 1	ACK 1	DATA	ACK P
1193TDA734	4-30					

3) more subaddress with more data



DATA BYTES

FUNCTION SELECTION FIRST BYTE (subaddress)

The first byte select the function, it is identified by the MSB = 0

MSB							LSB	SUBADDRESS
	A0	A1	A2	A3			В	
0	0	0	0	Х	Х	Х	В	VOLUME ATTENUATION & LOUDNESS
0	1	0	0	Х	Х	Х	В	SURROUND & OUT & EFFECT CONTROL
0	0	1	0	Х	Х	Х	В	BASS
0	1	1	0	Х	Х	Х	В	TREBLE
0	0	0	1	Х	Х	Х	В	ATT SPEAKER R
0	1	0	1	Х	Х	Х	В	ATT SPEAKER L
0	0	1	1	Х	Х	Х	В	ATT. ROUT AUX
0	1	1	1	0	Х	Х	В	ATT. LOUT AUX
0	1	1	1	1	Х	Х	В	INPUT STAGE CONTROL

B = 1 yes incremental bus;

B = 0 no incremental bus;

X = indifferent 0,1



VALUE SELECTION

The second byte select the value, it is identified by the MSB = 1

VOLUME ATTENUATION									
MSB							LSB	1.25 dB STEPS	
1					0	0	0	0	
1					0	0	1	-1.25	
1					0	1	0	-2.50	
1					0	1	1	-3.75	
1					1	0	0	-5.00	
1					1	0	1	-6.25	
1					1	1	0	-7.50	
1					1	1	1	-8.75	
								10 dB STEPS	
1		0	0	0				0	
1		0	0	1				-10	
1		0	1	0				-20	
1		0	1	1				-30	
1		1	0	0				-40	
1		1	0	1				-50	
1		1	1	0				-60	
1		1	1	1				-70	
			SELE	CTION				LOUDNESS	
1	0							ON	
1	1							OFF	

	ATT AUX OUT1 AND 2									
MSB							LSB	1.25 dB STEPS		
1					0	0	0	0		
1					0	0	1	-1.25		
1					0	1	0	-2.50		
1					0	1	1	-3.75		
1					1	0	0	-5.00		
1					1	0	1	-6.25		
1					1	1	0	-7.50		
1					1	1	1	-8.75		
								10 dB STEPS		
1		0	0	0				0		
1		0	0	1				-10		
1		0	1	0				-20		
1		0	1	1				-30		
1		1	0	0				-40		
1		1	0	1				-50		
1		1	1	0				-60		
1		1	1	1				-70		
								MUTE		
1	0							OFF		
1	1							ON		



				ATT SP	EAKER R	AND L		
MSB							LSB	1.25 dB STEPS
1	Х	Х			0	0	0	0
1	Х	Х			0	0	1	-1.25
1	Х	Х			0	1	0	-2.50
1	Х	Х			0	1	1	-3.75
1	Х	Х			1	0	0	-5.00
1	Х	Х			1	0	1	-6.25
1	Х	Х			1	1	0	-7.50
1	Х	Х			1	1	1	-8.75
								10 dB STEPS
1	Х	Х	0	0				0
1	Х	Х	0	1				-10
1	Х	Х	1	0				-20
1	Х	Х	1	1				-30
1	Х	Х	1	1	1	1	1	MUTE

				TR	EBLE/ BAS	S		
MSB							LSB	2 dB STEPS
1	Х	Х	Х	0	1	1	1	14
1	Х	Х	Х	0	1	1	0	12
1	Х	Х	Х	0	1	0	1	10
1	Х	Х	Х	0	1	0	0	8
1	Х	Х	Х	0	0	1	1	6
1	Х	Х	Х	0	0	1	0	4
1	Х	Х	Х	0	0	0	1	2
1	Х	Х	Х	0	0	0	0	0
1	Х	Х	Х	1	0	0	0	0
1	Х	Х	Х	1	0	0	1	-2
1	Х	Х	Х	1	0	1	0	-4
1	Х	Х	Х	1	0	1	1	-6
1	Х	Х	Х	1	1	0	0	-8
1	Х	Х	Х	1	1	0	1	-10
1	Х	Х	Х	1	1	1	0	-12
1	Х	Х	Х	1	1	1	1	-14



MSB							LSB	SELECTION
			SELE					SURROUND
1						0	0	SIMULATED
1						0	1	MUSIC
1						1	0	MOVIE
1						1	1	OFF
			SELE	CTION				OUT
1					0			OUT VAR
1					1			OUT FIX
			SELE	CTION				EFFECT CONTROL
1	0	0	0	0				-6
1	0	0	0	1				-7
1	0	0	1	0				-8
1	0	0	1	1				-9
1	0	1	0	0				-10
1	0	1	0	1				-11
1	0	1	1	0				-12
1	0	1	1	1				-13
1	1	0	0	0				-14
1	1	0	0	1				-15
1	1	0	1	0				-16
1	1	0	1	1				-17
1	1	1	0	0				-18
1	1	1	0	1				-19
1	1	1	1	0				-20
1	1	1	1	1				-21

For example to select the music mode, out fix, effect control =-9dB:

 $1\ 0\ 0\ 1\ 1\ 0\ 1$




	INPUT CONTROL RANGE (0 TO -19.68dB)									
MSB							LSB	0.3125 dB STEPS		
1	Х				0	0	0	0		
1	Xx				0	0	1	-0.3125		
1	Х				0	1	0	-0.625		
1	Х				0	1	1	-0.9375		
1	Х				1	0	0	-1.25		
1	Х				1	0	1	-1.5625		
1	Х				1	1	0	-1.875		
1	Х				1	1	1	-2.1875		
								2.5 dB STEPS		
1	Х	0	0	0				0		
1	Х	0	0	1				-2.5		
1	Х	0	1	0				-5.0		
1	Х	0	1	1				-7.5		
1	Х	1	0	0				-10		
1	Х	1	0	1				-12.5		
1	Х	1	1	0				-15		
1	Х	1	1	1				-17.5		


POWER C	POWER ON RESET								
VOLUME ATTENUATION	MAX ATTENUATION, LOUDNESS OFF								
TREBLE	-14dB								
BASS	-14dB								
SURROUND & OUT CONTROL + EFFECT CONTROL	OFF + FIX + MAX ATTENUATION								
ATT SPEAKER R	MUTE								
ATT SPEAKER L	MUTE								
ATT AUX OUT 1	MUTE								
ATT AUX OUT 2	MUTE								









PIN: HP2




PIN: Lin, Rin




PIN: AC - L_O, AC - R_O,




PIN: LOUD -R, LOUB-L












PIN: TREBLE - L, TREBLE - R




PIN: VAR_i - L, VAR_i - R





PIN: BASS - LB, BASS - RB




PIN: VARo - L, VARo - R












PIN: ADDR




PIN: LP




PIN: PS3A, PS4A



PIN: PS3, PS2










16/20









PIN: PS1



PIN: PS1A




PIN: LP1





DIM.	mm			inch				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А			2.45			0.096		
A1	0.25			0.010				
A2	1.95	2.00	2.10	0.077	0.079	0.083		
В	0.30		0.45	0.012		0.018		
с	0.13		0.23	0.005		0.009		
D	12.95	13.20	13.45	0.51	0.52	0.53		
D1	9.90	10.00	10.10	0.390	0.394	0.398		
D3		8.00			0.315			
е		0.80			0.031			
E	12.95	13.20	13.45	0.510	0.520	0.530		
E1	9.90	10.00	10.10	0.390	0.394	0.398		
E3		8.00			0.315			
L	0.65	0.80	0.95	0.026	0.031	0.037		
L1		1.60			0.063			
К	0°(min.), 7°(max.)							


PQFP44 PACKAGE MECHANICAL DATA





DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			5.08			0.20
A1	0.51			0.020		
A2	3.05	3.81	4.57	0.120	0.150	0.180
В	0.38	0.46	0.56	0.0149	0.0181	0.0220
B1	0.89	1.02	1.14	0.035	0.040	0.045
с	0.23	0.25	0.38	0.0090	0.0098	0.0150
D	36.58	36.83	37.08	1.440	1.450	1.460
E	15.24		16.00	0.60		0.629
E1	12.70	13.72	14.48	0.50	0.540	0.570
е		1.778			0.070	
e1		15.24			0.60	
e2			18.54			0.730
e3			1.52			0.060
L	2.54	3.30	3.56	0.10	0.130	0.140







© 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.