DUAL AUDIOPROCESSOR WITH COMPANDER AND SUBWOOFER OUTPUT

DZSC.COM

- FULLY INTEGRATED AUDIOPROCESSOR
- 5 STEREO + 1 MONO INPUTS
- FOUR INDEPENDENT SPEAKER OUTPUTS
- DYNAMIC COMPRESSION STAGE FOR CD COM
- SUBWOOFER OUTPUT
- SOFTSTEP FEATURE FOR VOLUME
- **VOICE-BAND FILTER**
- DIRECT MUTE AND SOFTMUTE
- PAUSE DETECTOR
- FULLY PROGRAMMABLE BY I²C BUS IN-TERFACE

DESCRIPTION


The TDA7462 is a high performance audioprocessor with fully integrated audio filters. The digital control allows the programming of all filter characteristics in a wide range without the need of external components. New innovative features are included, a dynamic compression stage to

BLOCK DIAGRAM

f.dzsc.com



optimize audio response of CD sources an additional output channel for subwoofer and a separate source selector for rear channel. The use of a dedicated BICMOS process makes signal processing very linear thus achieving low distortion and low noise figures.



ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Operating Supply Voltage	10.5	V
Operating Ambient Temperature Range	-40 to 85	°C
Operating Storage Temperature Range	-55 to 150	°C
	Operating Supply Voltage Operating Ambient Temperature Range	Operating Supply Voltage 10.5 Operating Ambient Temperature Range -40 to 85


SUPPLY

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		7.5	9	10.2	V
ls	Supply Current	$V_{\rm S} = 9V$	25	30	35	mA
SVRR	Ripple Rejection @ 1KHz	Audioprocessor (all filters flat)		60		dB

ESD

All pins are protected against ESD according to the MIL883 standard.

PIN CONNECTION



THERMAL DATA

l	Symbol	Parameter	Value	Unit
	Rth-j pins	Thermal Resistance Junction-pins Max	85	°C/W



PIN DESCRIPTION

N.	Name	Function	Туре
1	SE1L	Single Ended Input 1 Left Channel	I
2	SE1R	Single Ended Input 1 Right Channel	I
3	MD+	Mono Differenzial Input +	Ι
4	MD-	Mono Differenzial Input -	Ι
5	CDL+	CD Input Left Channel +	I
6	CDL-	CD Input Left Channel -	I
7	CDR-	CD Input Right Channel -	I
8	CDR+	CD Input Right Channel +	I
9	PDR	Pseudo Differential Input Left	I
10	PDGND	Pseudo Differential Common Ground	I
11	PDL	Pseudo Differential Input Right	Ι
12	SE2L	Single Ended Input 2 Left Channel	I
13	SE2R	Single Ended Input 2 Right Channel	Ι
14	CREF	Stabilizer Capacitor Pin	S
15	GND	Supply Ground	S
16	VS	Supply Voltage	S
17	SUBOUT-	Subwoofer Output -	0
18	SUBOUT+	Subwoofer Output +	0
19	OUTRR	Speaker Output Right Rear	0
20	OUTLR	Speaker Output Left Rear	0
21	OUTRF	Speaker Output Right Front	0
22	OUTLF	Speaker Output Left Front	0
23	PAUSE	Pause Detector Output	0
24	SCL	I ² C bus clock	I
25	SDA	I ² C bus data	I/O
26	MUTE	Softmute drive	I
27	SE3R	Single Ended Input 3 Right Channel	Ι
28	SE3L	Single Ended Input 3 Left Channel	I

Pin type legenda:

I = Input

O = Output

I/O = Input/Output

S = Supply

ELECTRICAL CHARACTERISTICS (Vs = 9V; $T_{amb} = 25^{\circ}C$; RL = 10K Ω ; all gains = 0dB; f = 1KHz; unless otherwise specified).

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
INPUT SEL	ECTOR					
Rin	Input Resistance	all inputs except Phone	70	100	130	KΩ
Vcl	Clipping Level		2.2	2.6		VRMS
SIN	Input Separation		80	100		dB
GIN MIN	Min. Input Gain		-1	0	1	dB
GIN MAX	Max. Input Gain		13	15	17	dB
GSTEP	Step Resolution		0.5	1	1.5	dB
VDC	DC Steps	Adjacent Gain Step	-5	1	5	mV
		GMIN TO GMAX	-10	6	10	mV
Voffset	Remaining offset with AutoZero			0.5		mV
	TIAL CD STEREO INPUT					
Rin	Input Resistance	Differential	70	100	130	KΩ
G _{CD}	Gain	only at true differential input	-1	0	1	dB
- 00			-5	-6	-7	dB
			-11	-12	-13	dB
CMRR	Common Mode Rejection Ratio	Vcm = 1Vrms @ 1KHz	40	70		dB
		Vсм = 1V _{RMS} @ 10KHz	40	60		dB
en	Output Noise @ Speaker Output	20Hz to 20KHz flat; all stages 0dB		9		μV
DIFFEREN	TIAL MD INPUT					
Rin	Input Resistance	Differential	40	55	70	KΩ
CMRR	Common Mode Rejection Ratio	Vcm = 1Vrms @ 1KHz	40	70		dB
		Vсм = 1V _{RMS} @ 10KHz	40	60		dB
en	Output Noise @ Speaker Output	20Hz to 20KHz flat; all stages 0dB		9		μV
DIFFEREN	TIAL PHONE INPUT					
Rin	Input Resistance	Differential	70	100	130	KΩ
CMRR	Common Mode Rejection Ratio	Vcm = 1vrms @ 1KHz	35	70		dB
		Vсм = 1vrмs @ 10KHz	35	60		dB
BEEP CON	ITROL					
VRMS	Beep Level		250	350	500	mV
fbmin	Lower Beep Frequency		740	780	820	Hz
f BMAX	Higher Beep Frequency		1.48	1.56	1.64	KHz
MIXING CC	NTROL					
MLEVEL	Mixing Level	Main/Mix-Source		0/∞		dB
				-3.5/-9.6		dB
				-6/-6		dB
				-12/-2.5		dB
VOLUME C	ONTROL					
Gмах	Max Gain		30	32	34	dB
Amax	Max Attenuation		-83	-79.5	-75	dB
Astep	Step Resolution		0	0.5	1	dB
EA	Attenuation Set Error	G = -20 to 20dB	-0.75	0	0.75	dB
		G = -80 to -20dB	-4	0	3	dB
Εт	Tracking Error				2	dB
Vdc	DC Steps	Adjacent Attenuation Steps		0.1	3	mV
		From 0dB to G _{MIN}		0.5	5	mV
LOUDNES	S CONTROL	•		·,		
ASTEP	Step Resolution		0.5	1	1.5	dB
Amax	Max. Attenuation		13	15	17	dB
fcмin	Lower Center Frequency		360	400	440	Hz
f CMAX	Higher Center Frequency		720	800	880	Hz



ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SOFT MUT	E			-		
Amute	Mute Attenuation		80	100		dB
To	Delay Time	T1		0.48	1	ms
		T2		0.96	2	ms
		Т3	20	30.7	50	ms
		T4	70	123	170	ms
VTHIOW	Low Threshold for SM Pin ¹				1	V
VTHhigh	High Threshold for SM Pin		2.5			V
RPD	Internal Pull-up Resistor		70	100	130	KΩ
SOFT STE	P					
Tsw	Switch Time	T _{SW1}		0.16		ms
		T _{SW2}		0.32		ms
		T _{SW3}		0.64		ms
		T _{SW4}		1.28		ms
		T _{SW5} T _{SW6}		2.56 5.12		ms ms
		TSW6 T _{SW7}		10.2		ms
		T _{SW8}		20.4		ms
BASS CON	ITROL				1	
CRANGE	Control Range		±14	±15	±16	dB
ASTEP	Step Resolution		0.5	1	1.5	dB
fc	Center Frequency	fc1	54	60	66	Hz
		fc2	63	70	77	Hz
		fc3	72	80	88	Hz
		fc4	90	100	110	Hz
QBASS	Quality Factor	Q1	0.9	1	1.1	
		Q2	1.1	1.25	1.4	
		Q3	1.3	1.5	1.7	
		Q4	1.8	2	2.2	
	Bass-Dc-Gain	DC = off	-1	0	+1	dB
		DC = on	4	4.4	6	dB
TREBLE C	ONTROL					
CRANGE	Control Range		±13	±14	±15	dB
ASTEP	Step Resolution		1	2	3	dB
fc	Center Frequency	fc1	8	10	12	KHz
		fC2	10	12.5	15	KHz
		fC3	12	15	18	KHz
		fC4	14	17.5	21	KHz
SPEAKER	ATTENUATORS			T	T	1
CRANGE	Control Range		-53	50	-47	dB
ASTEP	Step Resolution		0.5	1	2	dB
Amute	Output Mute Attenuation		80	90		dB
EE	Attenuation Set Error		-2		2	dB
VDC	DC Steps	Adjacent Attenuation Steps		0.1	5	mV

1) The SM pin is active low (Mute = 0)

57

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
FADER OU	TPUTS					
VCLIP	Clipping Level	d = 0.3%	2.2	2.6		Vrms
RL	Output Load Resistance		2			KΩ
CL	Output Load Capacitance				10	nF
Rout	Output Impedance			30	100	Ω
VDC	DC Voltage Level		4.3	4.5	4.7	V
PAUSE DE						
V _{TH}	Zero Crossing Threshold	Window 1		20		mV
		Window 2		40		mV
		Window 3		80		mV
		Window 4		160		mV
IDELAY	Pull-Up Current		15	25	35	μA
VTHP	Pause Threshold			3.0		V
VOICE BAN		1		0.0		
f _{HP}	Highpass corner frequency	f _{HP1}	81	90	99	Hz
-111		f _{HP2}	162	180	198	Hz
		f _{HP3}	117	130	143	Hz
		f _{HP4}	234	260	286	Hz
f _{LP}	Lowpass corner frequency	fLP1	2.7	3	3.3	kHz
·LF		f _{LP2}	5.4	6	6.6	kHz
SUBWOOF	ER ATTENUATORS		0.1		0.0	
	Control Range		-53	-50	-47	dB
	Step Resolution ²		0.5	1	1.5	dB
AMUTE	Output Mute Attenuation		80	90	1.0	dB
EE	Attenuation Set Error		00		2	dB
	DC Steps	Adjacent Attenuation Steps		1	5	mV
	TIAL OUTPUTS			Ļ '		1110
	Load resistance at each output	1V _{RMS} ; AC coupled; THD = 1%	1			kΩ
		$2V_{RMS}$; AC coupled; THD = 1%	2			kΩ
R _{DL}	Load resistance differential	1VRMS; AC coupled; THD = 1%	2			kΩ
NDL	Ebad resistance differential	$2V_{RMS}$; AC coupled; THD = 1%	4			kΩ
CL	Capacitive load at each output	CLMIN at each Output to			470	pF
OL	Capacitive load at each output	Ground			470	Pi
CLMAX	Capacitive load at each output	C _{LMAX} at each Output to Ground			10	nF
	Capacitive load differential	CLMAX between Output			5	nF
ODLIVIAX	Supacitive load amerential	terminals			Ŭ	
V _{Offset}	DC Offset at pins	Output muted	-10		10	
Rout	Output Impedance			30	100	Ω
V _{DC}	DC Voltage Level		4.3	4.5	4.7	V
e _{NO}	Output Noise	Output muted		6	15	μV
COMPAND						
G _{MAX}	Max. Compander Gain	V _i < -40dB		19		dB
				23		dB
t _{ATT}	Attack time	t _{Att1}		6		ms
MIT		t _{Att2}		12		ms
		t _{Att3}		24		ms
		t _{Att3}		49		ms
t _{Rel}	Release time	t _{Rel1}		195		ms
•rtei		t _{Rel2}		390		ms
		t _{Rel3}		780		ms
		t _{Rel4}		1.56		S
V _{REF}	Compander Reference Input-	1kHz sine-wave		0.5		V _{RMS}
	Level (equals 0dB)					v KMS
CF	Compression Factor	Output Signal/Input Signal		0.5		

2) Steps are increasing if the attenuation is higher than 24dB.



ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
GENERAL						
e _{NO}	Output Noise	BW = 20 Hz to 20 KHz output muted		3	15	μV
		BW = 20 Hz to 20 KHz all gain = 0dB single ended inputs		10	20	μV
S/N	Signal to Noise Ratio	all gains = 0dB flat; Vo = 2VRMS		106		dB
		bass treble at 12dB; a-weighted; Vo = 2.6VRMS		100		dB
d	Distortion	VIN = 1VRMS; all stages 0dB		0.005	0.1	%
		VIN = 1VRMS; Bass & Treble = 12dB		0.05	0.1	%
Sc	Channel separation Left/Right		80	100		dB
Ет	Total Tracking Error	$A_V = 0$ to -20 dB	-1	0	1	dB
		A _V = -20 to -60dB	-2	0	2	dB

MAIN FEATURES SUMMARY

Input Multiplexer

- One fully differential CD stereo input with switchable attenuation
- One quasi-differential stereo input
- Three single-ended stereo inputs
- One1 differential mono input
- In-Gain 0..15dB, 1dB step
- Internal Offsetcancellation (AutoZero)
- Separate source selector for rear channel

Веер

Internal beep with 2 frequencies

Mixing stage

 4 step-mixing stage with phone or rear-selector as mix-signals

Loudness

- Second order frequency response
- Programmable center frequency and quality factor
- 15 x 1dB attenuation steps
- Selectable flat-mode (constant attenuation)

Volume

- 0.5dB attenuion step
- 80dB control range
- Soft-step control with programmable times

Compander

Dynamic range compression for use with CD source

- 2:1 compression rate
- Max. gain 15dB

Bass

- 2nd order frequency response
- Center frequency programmable in 4 steps
- DC gain programmable
- 15 x 1dB steps

Treble

- 2nd order frequency response
- Center frequency programmable in 4 steps
- 7 x 2dB steps

Voice Bandpass

- 2nd order Butterworth highpass filter with programmable cut-off frequency
- 2nd order butterworth lowpass filter with programmable cut-off frequency

Speaker

- Four independent speaker controls in 1dB steps
- Control range 50dB
- Separate Mute drive

Subwoofer

- Differential mono output
- Control range 50dB
- 2nd order lowpass filter

Mute Functions

Direct mute

Mute Functions

- Direct mute
- Digitally controlled softmute with 4 programmable mute times

Pause Detector

- Programmable threshold
- Delay time defined by external capacitor

FUNCTIONAL DESCRIPTION

Input Stages

Most of the input stages are similar to the others ST audioprocessors with exception of the CD inputs (see Figure 1). In fact there are some CD players in the market having a significant high source impedance which affects strongly on the common-mode rejection (CHRR) of the normal differential input stage. The additional buffer of the TDA7462 CD input avoids this drawback and

5

15K 15K CD+ 100K CD-15K 15K 100K 15K 15K PD+ 100K PDGND 15K 15K 28K 28K MDGND -IN GAIN MD+ 28K 28K SE1 100K SE2 100K SE3 100K D98AU866

Figure 1. Input Stage

offers the full common-mode rejection even with those CD players.

AutoZero Stage

In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the stage would be transferred or even amplified to the output. To avoid that effect, a special offset cancellation stage called AutoZero is implemented. This stage is located before the mixing block to eliminate all offsets generated by the input and the In-Gain (notice that externally generated offsets, e.g. generated through the leakage current of the coupling capacitors, are not cancelled).

The auto-zeroing is started every time the databyte 0 is selected and takes a time of max. 0.3ms. To avoid audible clicking the audioprocessor is muted before the loudness stage during this time.


Figure 2. Signal Flow of Mixing Stage.

AutoZero Remain

In some cases, for example if the μP is executing a refresh cycle of the I²C bus programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7462 could be switched in the AutoZeroRemain mode. If this bit is set to high, the databyte 0 could be loaded without invoking the AutoZero and the old adjustment value remains.

Full Mixing Stage

The four-level mixing stage offers the possibility to mix the rear selector signal or the phone signal to any other source. Due to the fact that the mixing stage is located after the In-Gain stage fine adjustments of the main source level could be done in this way.



9/25





Figure 3. Loudness Attenuation @ fc = 400Hz (second order)







Figure 5. Loudness @ Attn. = 15dB, fc = 400Hz




SoftMute

The digitally controlled SoftMute stage allows muting/de-muting the signal with a I²C bus pro-

grammable slope. The mute process can either be activated by the SoftMute pin(SM) or by the I²C bus. This slope is realized in a special Sshaped curve to mute slow in the critical regions (see Figure 6).

For timing purposes the Bit 3 of the I^2C bus output register is set to 1 from the start of muting until the end of de-muting.

Figure 6. Softmute Timing




Note: Please notice that a started Mute action is always terminated and could not be interrupted by a change of the mute signal.

SoftStep Volume

When the volume level is changed audible clicks could appear at the output. The root cause of those clicks could either be a DC offset before the volume stage or the sudden change of the envelope of the audio signal. With the SoftStep feature both kinds of clicks could be reduced to a minimum and are no more audible. The blend time from one step to the next is programmable in four steps.

Figure 7. Soft Step Timing



Note: For steps more than 1dB the softstep mode should be deactivated because it could generate a 1dB error during the blend-time



FILTER CHARACTERISTICS (BASS, TREBLE, VOICE-BAND)





Figure 8. Bass Control @ fc = 80Hz, Q = 1

Figure 10. Bass Quality factors @ Gain = 14dB, fc = 80Hz








Figure 9. Bass Center @ Gain = 14dB, Q = 1




Figure 11. Bass normal and DC Mode @ Gain = 14dB, fc = 80Hz







Figure 13. Treble Center Frequencies @ Gain = 14dB









Speaker Attenuator

Due to practical aspects the steps in the speakerattenuators are not linear over the full range. At attenuations more than 24dB the steps increase from 1.5dB to 10dB (see data byte specification).

Subwoofer

The Subwoofer output is a differential mono output with 6dB gain. The outgoing signal generated

by adding the left and the right channel. The attenuator is exactly the same like the other speakers.

In some applications it could be helpful to change the phase of this output by software. For this purpose a bit is available in the subwoofer byte to change the phase from 0° to 180° .




Compander Stage

51

To achieve the desired compression characteristic like shown below the volume has to be decreased by 4dB.

Figure 17. Compander Characteristics



When the compander is working a volume word coming from this stage is added to the I^2C bus volume word and the volume is changed with a

soft slope between adjacent steps. As mentioned in the description of this stage it is not recommended to change the volume during this slope. The compander-hold bit (Bit 7 in the subaddressbyte) is present to implement the volume change more easily. The recommended sequence for changing the volume level when compander feature is on is the following:

- 1. Set the compander-hold bit
- 2. Wait the actual SoftStep time
- 3. Change the volume
- 4. Reset the compander-hold bit

The SoftStep times are (in compander ON condition) automatically adapted to the attach time of the Compander. In the following table the related SoftStep times are shown:

Attack-Time	SoftStep Time
6ms	0.16ms
12ms	0.32ms
24ms	0.64ms
48ms	1.28ms

I²C BUS INTERFACE DESCRIPTION Interface Protocol

The interface protocol comprises:

- a start condition (S)

- a chip address byte (the LSB bit determines

read / write transmission)

- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)
- the max. Clock Speed is 500kbits/s

CHIP ADDRESS	SUBADD	RESS	_	DATA 1 DA	ATA n	
8 Bit		8 Bit			8 Bit	
MSB	LSB M	ISB	LSI	B MS	SB	LSB
S 1 0 0 0 1 0 F	R/W ACK I	$_{3}$ I_{2} I_{1} I_{0} A_{3}	$A_2 A_1 A_0$	ACK	DATA	ACK P

S = Start

R/W = "0" -> Receive Mode (Chip could be programmed by μP)

"1" -> Transmission Mode (Data could be received by $\mu\text{P})$

ACK = Acknowledge

P = Stop

TRANSMITTED DATA (send mode)

MSB							LSB
Х	Х	Х	Х	ST	SM	Х	Х

SM = Soft mute activated

ST = Stereo

X = Not Used

The transmitted data is automatic updated after each ACK. Transmission can be repeated without new chipaddress.

Reset Condition

A Power On reset (POR) is invoked if the supply voltage is below than 3.5V. After that the following data is written automatically into the registers of all subaddresses:

MSB							LSB
1	1	1	1	1	1	1	0

The programming after POR is marked bold-face / underlined in the programming tables.

With this programming all the outputs are muted to V_{REF} ($V_{OUT} = V_{DD}/2$).



MSB							LSB	FUNCTION
13	12	l1	10	A3	A2	A1	A0	
0								Compander Hold ¹ off
1								on
	0							AutoZero Remain ²
	0							off on
-	- 1							Testmode ³
		0						off
		1						on
								Auto-Increment Mode ⁴
			0					off
			1					on
				0	0	0	0	Main Selector
				0	0	0	1	Main Loudness
				0	0	1	0	Volume
				0	0	1	1	Bass-Config./Treble
				0	1	0	0	Bass
				0	1	0	1	Speaker attenuator LF
				0	1	1	0	Speaker attenuator RF
				0	1	1	1	Rear Selector
				1	0	0	0	Rear Loudness
				1	0	0	1	Speaker attenuator LR
				1	0	1	0	Speaker attenuator RR
				1	0	1	1	Subwoofer
				1	1	0	0	SoftMute/Mixing
				1	1	0	1	Compander
				1	1	1	0	Configuration
				1	1	1	1	Testing

SUBADDRESS (receive mode)

57

¹For more information see Compander section ²For more information see AutoZero section ³For more information see Test Programming block ⁴If this bit is set to "1", the subaddress is automatically incremented after the transmission of a data-byte. Therefore a transmission of more than one byte without sending the new subaddress is possible.

DATA BYTE SPECIFICATION Main Selector

MSB							LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	
					0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	Source Selector Mono Differential Single Ended 1 Full Differential Single Ended 2 Pseudo Differential Single Ended 3 Mute
0	1 1 : 0 0	1 1 : 0 0	1 1 : 0 0	1 0 : 1 0	1	1	1	beep Input Gain 15dB 14dB : 1dB 0dB Pause Source Selector Single Ended 3 Pseudo Differential

Main Loudness

MSB							LSB	LOUDNESS
D7	D6	D5	D4	D3	D2	D1	D0	
				0 0 1 1	0 0 1 1	0 0 : 1	0 1 : 0 1	Attenuation OdB -1dB : -14dB -15dB
			0 1					Filter on off (flat)
		0 1						Center Frequency 400Hz 800Hz
	0 1							Loudness Q First order Second order
0 1								SoftStep Volume off on

Note: The attenuation is specified at high frequencies. Around the center frequency the value is different depending on the programmed attenuation (see Loudness frequency response).



Volume

57

MSB							LSB	ATTENUATION
D7	D6	D5	D4	D3	D2	D1	D0	
0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 1 1	0 0 : 0 0 : 1 0 0	0 0 1 1 1 1 1 0 0	0 0 1 1 1 1 0 0	0 0 : 0 0 : 1 0 0	0 0 : 0 1 : 1 0 0	0 1 : 0 1 0 : 1 0 1	Gain/Attenuation +32.0dB (Note) +31.5dB : +20.0dB +19.5dB +19.0dB : +0.5dB 0.0dB - 0.5dB
: 1 1	: 1 1	: 0 0	: 1 1	: 1 1	: 1 1	: 1 1	: 0 1	: -79.0dB -79.5dB

Note: It is not recommended to use a gain more than 20dB for system performance reason. In general, the max. gain should be limited by software to the maximum value, which is needed for the system.

MSB							LSB	BASS & TREBLE ATTENUATION
D7	D6	D5	D4	D3	D2	D1	D0	
				0 0 1 1 1	0 0 1 1 1 : 0 0	0 0 1 1 1 1 0 0	0 1 : 0 1 0 : 1 0	Treble Steps -14dB -12dB : -2dB 0dB 0dB +2dB : +12dB +14dB
		0 0 1 1	0 1 0 1					Treble Center Frequency 10.kHz 12.5kHz 15.0kHz 17.5kHz
0 0 1 1	0 1 0 1							Bass Center Frequency 60Hz 70Hz 80Hz 100Hz

Bass Configuration. & Treble Programming

Bass Programming

MSB							LSB	BASS ATTENUATION
D7	D6	D5	D4	D3	D2	D1	D0	
			0 0 1 1 1	0 : 1 1 : 0 0	0 : 1 1 : 0 0	0 0 1 1 1 1 0 0	0 0 1 1 0 : 1 0	Bass Steps -15dB -14dB : -1 dB 0 dB 0 dB +1 dB : +14dB +15dB
	0 0 1 1	0 1 0 1						Bass Q Factor 1 1.25 1.5 2 Bass DC-Mode
0 1								off on

Note: For more information please refer to section Bass description

Speaker Attenuation Front (left & right channel)

MSB							LSB	ATTENUATION/BASS CF
D7	D6	D5	D4	D3	D2	D1	D0	
		0 0 0 0 0 0 0 0 0 0 0 1	0 0 1 1 1 1 1 1 1 1 1	0 0 1 1 1 1 1 1 1 1	0 0 1 0 0 0 1 1 1 1	0 0 1 0 1 1 0 0 1 1	0 1 : 0 1 0 1 0 1 0 1	Attenuation OdB -1dB : -23dB -24.5dB -26dB -26dB -28dB -30dB -32dB -32dB -35dB -40dB -50dB Speaker Mute
	0 1							Bass Center-Frequency (only Speaker LF) ¹⁾ Bass 150Hz Bass 100Hz

57

For this Bass Center-Frequency must be programmed to 100Hz

Rear Selector

MSB							LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	
					0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1	Source Selector Mono Differential Single Ended 1 Full Differential Single Ended 2 Pseudo Differential Single Ended 3 Mute Beep
1	1 1 : 0 0	1 1 : 0 0	1 1 : 0 0	1 0 : 1 0				Input Gain 15dB 14dB : 1dB 0dB must be "1"

Rear Loudness

MSB							LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	
				0 0 1 1	0 0 : 1	0 0 : 1	0 0 : 1	Attenuation OdB -1dB : -14dB -15dB
			0 1					Filter on off
		0 1						Center Frequency 400Hz 800Hz
	0 1							Loudness Order First Order Second Order
0 1								Beep Frequency 781Hz 1.56kHz

Note: The programming of the Main- and Rear-Selector as well as the Main- and Rear-Loudness is exactly the same, except the MSB's.

MSB							LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	
		0 0 0 0 0 0 0 0 0 0 1	0 : 1 1 1 1 1 1 1	0 0 1 1 1 1 1	0 : 1 0 0 0 1 1 1	0 : 1 0 1 1 0 1 1 1	0 1 : 1 0 1 0 1 0 1	Atenuation OdB -1dB : -23dB -24.5dB -26dB -28dB -30dB -32dB -30dB -35dB -50dB Speaker Mute
	0 1							Input Signal for Rear Speaker (only Spkr LR) ¹⁾ Rear Channel Main Channel
	0 1							Subw. Low-Pass Frequency (only Spkr RR) 80Hz 115Hz
0 1								Input Signal for Subwoofer (only Spkr RR) ²⁾ Rear Channel Main Channel

Speaker Attenuation Rear (left & right channel)

¹⁾ see Figure 16 Switch RearSel ²⁾ see Figure 16 Switch SubwSel



Subwoofer

MSB							LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	
		0 0 0 0 0 0 0 0 0 0 1	0 0 1 1 1 1 1 1 1	0 0 1 1 1 1 1	0 : 1 0 0 0 1 1 1 1	0 : 1 0 1 1 0 1 1 1	0 1 : 1 0 1 0 1 0 1	Attenuation OdB -1dB : -23dB -24.5dB -26dB -28dB -30dB -32dB -30dB -35dB -50dB Speaker Mute
	0 1							Subwoofer Phase 180° 0°
0 1								Subwoofer Low-Pass Filter off on

SoftMute and Mixing

57

MSB							LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	
							0 1	Mute enable SoftMute disable SoftMute
					0 0 1 1	0 1 0 1		Mute Times 0.48ms 0.96ms 30.7ms <u>122.8ms</u>
				0 1				Mixing Source <u>Rear-Selector</u> Phone
		0 0 1 1	0 1 0 1					Mixing Level (Main/Mix-Source) -12/-2.5dB -6/-6dB -3.5/-9.6dB <u>0/∞</u>
0 0 1 1	0 1 0 1							CD Full-Differential Gain -12dB -6dB -6dB <u>0dB</u>

Compander

MSB	3						LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	i chomon
							0 1	Activity off on
					0 0 1 1	0 1 0 1		Attack Times 6ms 12ms 24ms 49ms
			0 0 1	0 1 0 1				Release Times 195ms 390ms 780ms 1.56s
0 0 0 1 1 1 1			0 0 1 1	0 1 0 1	0 0 1 1	0 1 0 1		SoftStep Time ¹⁾ 160μs 320μs 640μs 1.28ms 2.56ms 5.12ms 10.2ms 20.4ms
		0 1						Max. Compander Gain 23dB 19dB
	0 1							Compander Input Rear Selector (after Rear InGain) Front Selector (after Front InGain)

1) Only possible if the Compander is off (Bit D0 set to 0)

Configuration

MSB							LSB	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	
							0 1	Pause Detector off on
					0 0 1 1	0 1 0 1		Pause ZC Window 160mV 80mV 40mV 20mV
				0 1				Voice-Band Low-Pass Enable Filter off Filter on
			0 1					Voice-Band Low-Pass Frequency 3kHz 6kHz
		0 1						Voice-Band High-Pass Enable Filter off Filter on
0 0 1 1	0 1 0 1							High-Pass Cut-Off-Frequency 90Hz 180Hz 130Hz 260Hz




Testing

MSB					LSB	FUNCTION		
D7	D6	D5	D4	D3	D2	D1	D0	
							0 1	Main Testmode Switch ¹⁾ off on
				0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1		Test Multiplexer Compander Log-Amp. Output Compander Low-Pass Output Compander DAC Output internal 200kHz Clock not allowed not allowed internal Bandgap Voltage not allowed
			0 1					Compander Testmode off on
		0 1						Clock external internal
1	1							must be "1"


1) To avoid inadvertently programming of the Main-Testmode as well the Compander testmode it is mandatory to set the Bit 5 in the subaddress-byte to high at the same time.


Figure 18. Application Circuit.

57



DIM.		mm		inch						
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.				
А			2.65			0.104				
a1	0.1		0.3	0.004		0.012				
b	0.35		0.49	0.014		0.019				
b1	0.23		0.32	0.009		0.013				
С		0.5			0.020					
c1	45° (typ.)									
D	17.7		18.1	0.697		0.713				
E	10		10.65	0.394		0.419				
е		1.27			0.050					
e3		16.51			0.65					
F	7.4		7.6	0.291		0.299				
L	0.4		1.27	0.016		0.050				
S	8 ° (max.)									





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

