




DAC1201KP-V

Monolithic Microprocessor-Compatible 12-Bit Resolution DIGITAL-TO-ANALOG CONVERTER

FEATURES

- COMPLETE D/A CONVERTER:
 INTERNAL REFERENCE
 ±10V OUTPUT OPERATIONAL AMPLIFIER
- MICROPROCESSOR INTERFACE LOGIC FOR A 4-, 8-, 12- OR 16-BIT BUS
- MONOTONICITY GUARANTEED 0°C to +70°C
- SETTLING TIME 748, MAX
- ±12V to ±15V POWER SUPPLY OPERATION
- 28-PIN MOLDED PLASTIC DIP
- LOWEST COST BUFFERED 12-BIT DAC



DESCRIPTION

The low price of DAC1201KP makes this 12-bit resolution D/A converter the best value available for commercial applications requiring a microprocessor interface.

The DAC1201 features microprocessor interface logic, TTL input compatibility, guaranteed monotonicity over 0° C to $+70^{\circ}$ C and settling time of 7μ s maximum.

The interface logic is partitioned in 4-bit nibbles permitting 4-, 8-, 12- and 16-bit bus interface connections for right- or left-justified input words. Dual rank latches permit flexible timing operations for microprocessor control of the DAC1201.

This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable subsurface reference zener, laser-trimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.

DAC1201 is priced and specified for applications where high resolution and monotonocity are the key application parameters and where tightly specified performance over temperature is not required. Because of the low price, it is feasible to use this 12-bit D/A converter for new applications in communications systems, electronic controllers, medical instrumentation, electronic games and personal computer peripherals.

SPECIFICATIONS

ELECTRICAL

Typical at +25°C and $\pm V_{\text{CC}}$ = 12V or 15V, V_{DD} = +5V unless otherwise noted.

| MODEL | | 1 |
|--------------------------------------------------------|--------------------------|-------------------------|
| | DAC1201KP-V | UNITS |
| INPUTS | | |
| DIGITAL INPUTS | | |
| Input Code ⁽¹⁾ | USB, BOB | |
| Resolution | 12 | Bits |
| Digital Logic Inputs ⁽²⁾ : | | |
| V _{IH} , min to max | +2.4 to +V _{cc} | V |
| V _{IL} , min to max | 0 to +0.8 | V |
| I_{IH} , $V_I = +2.7V$, max | +20 | μΑ |
| I_{IL} , $V_I = +0.4V$, max | ±30 | μΑ |
| TRANSFER CHARACTERISTICS | | |
| ACCURACY | | |
| Linearity Error, max ⁽³⁾ | ±0.018 | % of FSR ⁽⁴⁾ |
| Differential Linearity Error, max | ±0.024 | % of FSR |
| Gain Error, max ⁽⁵⁾⁽⁶⁾ | ±0.3 | % |
| Unipolar Offset Error ⁽⁵⁾⁽⁷⁾ | ±20 | mV |
| Bipolar Offset Error, max ⁽⁵⁾⁽⁸⁾ | ±40 | mV |
| Monotonicity Over 0°C to +70°C | 12 | Bits |
| Sensitivity of Gain to Power Supply Variations: | | |
| +V _{cc} and -V _{cc} | ±0.002 | % of FSR/%Vcc |
| V _{DD} | ±0.002 ±0.006 | % of FSR/%Vpp |
| · · · · · · · · · · · · · · · · · · · | ±0.006 | 70 OI F3H/70 VDO |
| TEMPERATURE COEFFICIENTS | | |
| Gain → (19) | ±10 | ppm/°C |
| Bipolar Zero ⁽¹⁰⁾ | ±6 | ppm of FSR/°C |
| SETTLING TIME (to ±0.012% | | |
| of FSR) ⁽¹¹⁾ | | |
| 20V step and 2kΩ load, max | 7 | μs |
| OUTPUT | | |
| ANALOG OUTPUT | 1 | |
| Voltage Range, min ⁿ²⁾ | ±5, ±10, +10 | ٧ - |
| Current, min ⁽¹³⁾ | ±5 | mA |
| Impedance | 0.2 | Ω |
| REFERENCE OUTPUT | | |
| Voltage ⁽¹⁴⁾ | +6.3 | V |
| Source Current Available | | |
| for External Loads, max | +1.5 | mA |
| Temperature Coefficient | ±10 | ppm/°C |
| POWER SUPPLY REQUIREMENTS | | |
| RATED VOLTAGE | | |
| +V _{CC} /-V _{CC} ⁽¹⁵⁾⁽¹⁶⁾ | +15/15 | v |
| V _{DD} ⁽¹⁷⁾ | +5 | V |
| CURRENT (no load), max ⁽¹⁸⁾ | 1 | |
| +V _{cc} /-V _{cc} | +25/-35 | mA. |
| V _{DD} | +15 | mA |
| TEMPERATURE RANGE | | |
| For parameters specified | | |
| over temp, min to max | 0 to +70 | °C |
| Storage, min to max | -60 to +100 | °C |


NOTES: (1) USB = Unipolar Straight Binary, BOB = Bipolar Offset Binary. (2) Digital inputs are TTL-compatible for VDD over the range of +4.5V to 5.5V. Digital input specs are guaranteed over 0°C to +70°C. The specs are tested at 25°C only. (3) $\pm 0.018\%$ of FSR is 3/4LSB for 12 bits. (4) FSR means Full-Scale Range and is 20V for a ±10V range. (5) Adjustable to zero with external potentiometer. (6) Adjusting the Gain Adjust potentiometer rotates the transfer function about 0V for unipolar operation and about minus full scale (-FS) for bipolar operation. (7) Error at input code 000_H for unipolar operation (output at 0V). (8) Error at input code 000_H for bipolar operation (output at minus full scale, -FS). (9) Guaranteed. Tested at 25°C only. (10) Drift at 0V output for bipolar operation (input code 100_H). (11) Guaranteed. Not tested. (12) Minimum supply voltage required for $\pm 10V$ output swing ± 13.5 V. Output swing for ± 11.4 V supplies is at least -8V to +8V. (13) Output may be indefinitely shorted to Common without damage. (14) Tolerance is $\pm 5\%$. (15) The maximum voltage separation between

of operation is ± 11.4 V to ± 16.5 V. (17) Range of operation is ± 4.5 V to ± 5.5 V. (18) Typical power supply currents are approximately 70% of the maximum.

ABSOLUTE MAXIMUM RATINGS


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.


MECHANICAL



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant

TIMING DIAGRAMS






| Digital Interface Timing Over Temperature Range: | |
|-------------------------------------------------------------------------------------------------|------|
| twe, WR pulse width, min | 50ns |
| t _{AW} 1, $\overline{N_X}$ and \overline{LDAC} valid to end of \overline{WR} , min | 50ns |

| tow, data valid to end of WR, min | 80ns |
|-----------------------------------|-----------|
| tow data valid hold time, min | . Ons |

PIN NOMENCLATURE

| PIN | NAME | FUNCTION | PIN | NAME | FUNCTION |
|-----|-----------------|---------------------------------------------------------------------------------------------|-----|------------------|----------------------------------------------|
| 1 | V_{DD} | Logic Supply, +5V | 14 | D ₄ | DATA, Bit 5 |
| 2 | WR | WRITE, command signal to load latches. Logic | 15 | DCOM | DIGITAL COMMON, VDD supply return |
| | | low loads latches. | 16 | Do | DATA, Bit 1, LSB |
| 3 | LDAC | LOAD D/A CONVERTER, enables WR to load the | 17 | D ₁ | DATA, Bit 2 |
| | | D/A latch. Logic low enables. | 18 | D ₂ | DATA, Bit 3 |
| 4 | N _A | NYBBLE A, enables WR to load input latch A (the most significant nybble. Logic low enables. | 19 | D ₃ | DATA, Bit 4 |
| 5 | N _B | NYBBLE B, enables WR to load input latch B. | 20 | +V _{cc} | Analog Supply Input, +15V or +12V |
| · | | Logic low enables. | 21 | -V _{cc} | Analog Supply Input, -15V or -12V |
| 6 | Nc | NYBBLE C, enables WR to load input latch C (the | 22 | GAIN ADJ | To externally adjust gain |
| | | least significant nybble). Logic low enables. | 23 | ACOM | ANALOG COMMON, ±Vcc supply return |
| 7 | D ₁₁ | DATA, Bit 12, MSB, positive true. | 24 | V_{out} | D/A converter voltage output |
| 8 | D ₁₀ | DATA, Bit 11 | 25 | 10V RANGE | Connect to pin 24 for 10V Range |
| 9 | D ₉ | DATA, Bit 10 | 26 | SJ . | SUMMING JUNCTION of output amplifier |
| 10 | D ₈ | DATA, Bit 9 | 27 | вро | BIPOLAR OFFSET. Connect to pin 26 for Bipola |
| 11 | D ₇ | DATA, Bit 8 | | | Operation |
| 12 | D ₆ | DATA, Bit 7 | 28 | REF OUT | 6.3V reference output |
| 13 | D ₅ | DATA, Bit 6 | | | |



OPERATION

INTERFACE LOGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by $\overline{N_A}$, $\overline{N_B}$, $\overline{N_C}$ and \overline{WR} . $\overline{N_A}$, $\overline{N_B}$, and $\overline{N_C}$ are internally NORed with \overline{WR} so that the input latches transmit data when both $\overline{N_A}$ (or $\overline{N_B}$, $\overline{N_C}$) and \overline{WR} are at logic "0". When either $\overline{N_A}$ (or $\overline{N_B}$, $\overline{N_C}$) or \overline{WR} go to logic "1", the input data is latched into the input registers and held until both $\overline{N_A}$ (or $\overline{N_B}$, $\overline{N_C}$) and \overline{WR} go to logic "0".

The D/A latch is controlled by \overline{LDAC} and \overline{WR} . \overline{LDAC} and WR are internally NORed so that the latches transmit data to the D/A switches when both \overline{LDAC} and \overline{WR} are at logic "0". When either \overline{LDAC} or \overline{WR} are at logic "1", the data is latched in the D/A latch and held until \overline{LDAC} and \overline{WR} go to logic "0".

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1", the data is latched. A truth table for all latches is given in Table I.

TABLE I. DAC1201 Interface Logic Truth Table.

| WR | NA | N _B | Nc | LDAC | Operation |
|----|----|----------------|----|------|------------------------------------|
| 1 | Х | х | х | Х | No Operation |
| 0 | 0 | 1 1 | 1 | 1 | Enables input Latch 4MSBs |
| 0 | 1 | 0 | 1 | 1 | Enables Input Latch 4 Middle Bits |
| 0 | 1 | 1 | 0 | 1 1 | Enables Input Latch 4LSBs |
| 0 | 1 | 1 | 1 | 0 | Loads D/A Latch From Input Latches |
| 0 | 0 | 0 | 0 | 0 | All Latches Transparent |

[&]quot;X" = Don't Care.

GAIN AND OFFSET ADJUSTMENTS

Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.




FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full-scale voltage. Example: If the full-scale range

is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes.

TABLE II. Digital Input/Analog Output, $\pm V_{CC} = \pm 15V$.

| Digital Input | Analog Output | | | |
|------------------------------|---------------------|----------------------|-----------------------|--|
| 12-Bit Resolution MSB LSB | 0 to + 10V | ±5V | ±10V | |
| 11111111111 | +9.9976V | +4.9976V | +9.9951V | |
| 10000000000 | +5.0000V | 0.0000V | 0.0000V | |
| 01111111111 000000000000 | +4.9976V 0.0000V | -0.0024V -5.0000V | -0.0049V -10.0000V | |
| 1LSB | 2.44mV | 2.44mV | 4.88mV | |

GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages.

±12V OPERATION

The DAC1201 is fully specified for operation on $\pm 12V$ power supplies. However, in order for the output to swing to $\pm 10V$, the power supplies must be $\pm 13.5V$ or greater. When operating with $\pm 12V$ supplies, the output swing should be restricted to $\pm 8V$ in order to meet specifications.

INSTALLATION POWER SUPPLY CONNECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 4.




FIGURE 4. Power Supply, Gain, and Offset

These capacitors (1μ F to 10μ F tantalum recommended) should be located close to the DAC1201.

The DAC1201 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pin 23) and Digital Common (pin 15) should be connected together at one point. Separate returns minimize current flow in low-level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A ± 0.5 V difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output; therefore, some caution is required in applying these common conections.

The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 4. TCR of the potentiometers should be $100\text{ppm}/^{\circ}\text{C}$ or less. The $1.0\text{M}\Omega$ and $3.9\text{M}\Omega$ resistors (20% carbon or better) should be located close to the DAC1201 to prevent noise pick-up. If it is not convenient to use these high value resistors, and equivalent "T" network, as shown in Figure 5, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a $0.001\mu\text{F}$ to $0.01\mu\text{F}$ ceramic capacitor should be connected from this pin to Analog Common to reduce noise pick-up in all applications, including those not employing external gain adjustment.

OUTPUT RANGE CONNECTIONS

Internal-scaling resistors provided in the DAC1201 may be connected to produce bipolar output voltage ranges of $\pm 10V$ and $\pm 5V$ or unipolar output voltage range of 0

to ± 10 V. The 20V range (± 10 V bipolar range) is internally connected. Refer to Figure 6. Connections for the output ranges are listed in Table III.




FIGURE 5. Equivalent Resistances.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Output Range Connections.

| Output Range | Digital Input Codes | Connect Pin 25 To | Connect Pin 27 To |
|-----------------|------------------------|----------------------|----------------------|
| 0 to +10V | USB | 24 | 23 |
| ±5V | BOB or BTC | 24 | 26 |
| ±10V | BOB or BTC | NC | 26 |



PACKAGE OPTION ADDENDUM

3-Oct-2003

PACKAGING INFORMATION

| ORDERABLE DEVICE | STATUS(1) | PACKAGE TYPE | PACKAGE DRAWING | PINS | PACKAGE QTY |
|------------------|-----------|--------------|-----------------|------|-------------|
| DAC1201KP-V | OBSOLETE | PDIP | NTD | 28 | |

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265