捷多邦，专业PCB打样工厂，24小时加急出货

Burr－Brown Products from Texas Instruments

DAC7654

## 16－Bit，Quad Voltage Output <br> Digital－to－Analog Converter

## FEATURES

－Low Glitch：1nV－s（typ）
－Low Power：18mW
－Unipolar or Bipolar Operation
－Settling Time： $\mathbf{1 2 \mu s}$ to $0.003 \%$
－16－Bit Linearity and Monotonicity： $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
－Programmable Reset to Mid－Scale or Zero－Scale
－Double－Buffered Data Inputs
－Internal Bandgap Voltage Reference
－Power－On Reset
－3V to 5V Logic Interface

## DESCRIPTION

The DAC7654 is a 16－bit，quad voltage output， digital－to－analog converter（DAC）with 16 －bit monotonic performance over the specified temperature range．It accepts 24－bit serial input data，has double－buffered DAC input logic（allowing simultaneous update of all DACs）， and provides a serial data output for daisy－chaining multiple DACs．Programmable asynchronous reset clears all registers to a mid－scale code of 8000 h or to a zero－scale of 0000 h ．The DAC7654 can operate from a single +5 V supply or from +5 V and -5 V supplies．

Low power and small size per DAC make the DAC7654 ideal for automatic test equipment，DAC－per－pin programmers，data acquisition systems，and closed－loop servo－control．The DAC7654 is available in an LQFP package and is specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range．

## APPLICATIONS



This device has ESD－CDM sensitivity and special handling precautions must be taken．
D Fiplease be aware that an important notice concerning availability，standard warranty，and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet．

ORDERING INFORMATION(1)

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | $\begin{gathered} \text { SPECIFIED } \\ \text { TEMPERATURE } \end{gathered}$ RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC7654Y | LQFP-64 | PM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DAC7654Y | DAC7654YT | Tape and Reel, 250 |
|  |  |  |  |  | DAC7654YR | Tape and Reel, 1500 |
| DAC7654YB | LQFP-64 | PM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DAC7654YB | DAC7654YBT | Tape and Reel, 250 |
|  |  |  |  |  | DAC7654YBR | Tape and Reel, 1500 |
| DAC7654YC | LQFP-64 | PM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DAC7654YC | DAC7654YCT | Tape and Reel, 250 |
|  |  |  |  |  | DAC7654YCR | Tape and Reel, 1500 |

(1) For the most current specification and package information, see the Package Ordering Addendum at the end of this data sheet.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

|  | DAC7654 | UNIT |
| :--- | :---: | :---: |
| IOV $_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ | -0.3 to 11 | V |
| IOV $_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{DD}}$ to GND | -0.3 to 5.5 | V |
| Digital Input Voltage to GND | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Digital Output Voltage to GND | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| ESD-CDM | 200 | V |
| Maximum Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 s ) | +300 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

InsTRUMENTS
www.ti.com
SBAS263 - NOVEMBER 2003
ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$
All specifications at $T_{A}=T_{M I N}$ to $T_{M A X}, I O V_{D D}=V_{D D}=V_{C C}=+5 \mathrm{~V}$, and $\mathrm{V}_{S S}=0 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | DAC7654Y |  | DAC7654YB |  |  | DAC7654YC |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Accuracy |  |  |  |  |  |  |  |  |  |  |
| Linearity error |  | $\pm 3$ | $\pm 4$ |  | $\pm 2$ | $\pm 3$ |  | * | * | LSB |
| Linearity match |  | $\pm 4$ |  |  | $\pm 2$ |  |  | * |  | LSB |
| Differential linearity error |  | $\pm 2$ | $\pm 3$ |  | $\pm 1$ | $\pm 2$ | -1 |  | +2 | LSB |
| Monotonicity, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 14 |  | 15 |  |  | 16 |  |  | Bit |
| Unipolar zero error |  | $\pm 1$ | $\pm 5$ |  | * | * |  | * | * | mV |
| Unipolar zero error drift |  | 5 | 10 |  | * | * |  | * | * | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Full-scale error |  | $\pm 6$ | $\pm 20$ |  | $\pm 4$ | $\pm 12.5$ |  | * | * | mV |
| Full-scale error drift |  | 7 | 15 |  | * | * |  | * | * | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Unipolar zero matching | Channel-to-channel matching | $\pm 3$ | $\pm 7$ |  | $\pm 2$ | $\pm 5$ |  | * | * | mV |
| Full-Scale matching | Channel-to-channel matching | $\pm 4$ | $\pm 10$ |  | $\pm 2$ | $\pm 8$ |  | * | * | mV |
| Power-supply rejection ratio (PSRR) | At full-scale | 10 | 100 |  | * | * |  | * | * | ppm/V |
| Analog Output |  |  |  |  |  |  |  |  |  |  |
| Voltage output | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 0 | 2.5 | * |  | * | * |  | * | V |
| Output current |  | -1.25 | +1.25 | * |  | * | * |  | * | mA |
| Maximum load capacitance | No oscillation | 500 |  |  | * |  |  | * |  | pF |
| Short-circuit current |  | $\pm 20$ |  |  | * |  |  | * |  | mA |
| Short-circuit duration | GND or $\mathrm{V}_{\mathrm{CC}}$ | Indefinite |  |  | * |  |  | * |  |  |
| Dynamic Performance |  |  |  |  |  |  |  |  |  |  |
| Settling time | To $\pm 0.003 \%, 2.5 \mathrm{~V}$ output step | 12 | 15 |  | * | * |  | * | * | $\mu \mathrm{s}$ |
| Channel-to-channel crosstalk |  | 0.5 |  |  | * |  |  | * |  | LSB |
| Digital feedthrough |  | 2 |  |  | * |  |  | * |  | nV -s |
| Output noise voltage | $\mathrm{f}=10 \mathrm{kHz}$ | 130 |  |  | * |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| DAC glitch | 7FFFh to 8000h or 8000h to 7FFFh |  | 5 |  | * | * |  | * | * | nV -s |
| Digital Input |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times 10 V_{\text {DD }}$ |  | * |  |  | * |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ |  | $0.3 \times$ | IOVDD |  |  | * |  |  | * | V |
| $\mathrm{I}_{\mathrm{IH}}$ |  |  | $\pm 10$ |  |  | * |  |  | * | $\mu \mathrm{A}$ |
| IIL |  |  | $\pm 10$ |  |  | * |  |  | * | $\mu \mathrm{A}$ |


| Digital Output |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-0.8 \mathrm{~mA}, \mathrm{IOV}$ DD $=5 \mathrm{~V}$ | 3.6 | 4.5 |  | * | * |  | * | * |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}^{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{IOV}$ DD $=5 \mathrm{~V}$ |  | 0.3 | 0.4 |  | * | * |  | * | * | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-0.4 \mathrm{~mA}, \mathrm{IOV}$ DD $=3 \mathrm{~V}$ | 2.4 | 2.6 |  | * | * |  | * | * |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I} \mathrm{OL}=0.8 \mathrm{~mA}, \mathrm{IOV}$ DD $=3 \mathrm{~V}$ |  | 0.3 | 0.4 |  | * | * |  | * | * | V |
| Power Supply |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ |  | +4.75 | +5.0 | +5.25 | * | * | * | * | * | * | V |
| IOV ${ }_{\text {DD }}$ |  | +2.7 | +5.0 | +5.25 | * | * | * | * | * | * | V |
| $\mathrm{V}_{\text {CC }}$ |  | +4.75 | +5.0 | +5.25 | * | * | * | * | * | * | V |
| $\mathrm{V}_{\text {SS }}$ |  | 0 | 0 | 0 | * | * | * | * | * | * | V |
| ICC |  |  | 3.5 | 5 |  | * | * |  | * | * | mA |
| IDD |  |  | 50 |  |  | * |  |  | * |  | $\mu \mathrm{A}$ |
| I(IOV ${ }_{\text {DD }}$ ) |  |  | 50 |  |  | * |  |  | * |  | $\mu \mathrm{A}$ |
| Power |  |  | 18 | 25 |  | * | * |  | * |  | mW |
| Temperature Range |  |  |  |  |  |  |  |  |  |  |  |
| Specified performance |  | -40 |  | +85 | * |  | * | * |  | * | ${ }^{\circ} \mathrm{C}$ |

* specifications same as the grade to the left

ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$
All specifications at $T_{A}=T_{M I N}$ to $T_{M A X}, I O V_{D D}=V_{D D}=V_{C C}=+5 \mathrm{~V}$, and $\mathrm{V}_{S S}=-5 \mathrm{~V}$, unless otherwise noted.


[^0]
## PIN ASSIGNMENTS

## LQFP PACKAGE (TOP VIEW)

 www.ti.com

Terminal Functions

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | NC | No Connection |
| 2 | NC | No Connection |
| 3 | $\mathrm{V}_{\text {SS }}$ | Analog -5 V power supply or 0 V single supply |
| 4 | $\mathrm{V}_{\mathrm{CC}}$ | Analog +5V power supply |
| 5 | V OUTA | DAC A output voltage |
| 6 | VOUTA Sense 1 | Connect to $\mathrm{V}_{\text {OUT }}$ for unipolar mode |
| 7 | VOUTA Sense 2 | Connect to $\mathrm{V}_{\text {OUT }}$ A for bipolar mode |
| 8 | AGND | Analog ground |
| 9 | NC | No connection |
| 10 | NC | No connection |
| 11 | NC | No connection |
| 12 | NC | No connection |
| 13 | NC | No connection |
| 14 | NC | No connection |
| 15 | NC | No connection |
| 16 | NC | No connection |
| 17 | DGND | Digital ground |
| 18 | VDD | Digital +5 V power supply |
| 19 | IOVDD | Interface power supply |
| 20 | SDO | Serial data output |
| 21 | CS | Chip select, active low |
| 22 | CLK | Data clock input |
| 23 | SDI | Serial data input |
| 24 | LOAD | DAC input register load control, active low |
| 25 | LDAC | DAC register load control, rising edge triggered |
| 26 | RST | Reset, rising edge triggered. Depending on the state of RSTSEL, the DAC registers are set to either mid-scale or zero. |
| 27 | RSTSEL | Reset select. Determines the action of RST. If high, an RST command sets the DAC registers to mid-scale (8000h). If low, an RST command sets the DAC registers to zero (0000h). |
| 28 | DGND | Digital ground |
| 29 | VDD | Digital +5 V power supply |
| 30 | NC | No connection |
| 31 | NC | No connection |
| 32 | NC | No connection |
| 33 | NC | No connection |
| 34 | NC | No connection |
| 35 | NC | No connection |


| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 36 | NC | No connection |
| 37 | NC | No connection |
| 38 | NC | No connection |
| 39 | NC | No connection |
| 40 | NC | No connection |
| 41 | NC | No connection |
| 42 | NC | No connection |
| 43 | NC | No connection |
| 44 | VOUTD <br> Sense 2 | Connect to VOUTD for bipolar mode |
| 45 | VOUTD <br> Sense 1 | Connect to VOUTD for unipolar mode |
| 46 | VOUTD | DAC D output |
| 47 | NC | No connection |
| 48 | NC | No connection |
| 49 | Offset D <br> Range 1 | Connect to Offset D Range 2 for unipolar <br> mode |
| 50 | Offset D <br> Range 2 | Connect to Offset D Range 1 for unipolar <br> mode |
| 51 | Offset C <br> Range 2 | Connect to Offset C Range 1 for unipolar <br> mode |
| 52 | Offset C <br> Range 1 | Connect to Offset C Range 2 for unipolar <br> mode |
| 53 | VOUTC <br> Sense 2 | Connect to VOUTC for bipolar mode |
| 54 | VOUTC <br> Sense 1 | Connect to VOUTC for unipolar mode |
| 55 | Vanset A |  |
| Range 1 |  |  |$\quad$| Connect to Offset A Range 2 for unipolar |
| :--- |
| mode |

www.ti.com

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$

All specifications at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, I O V_{D D}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, representative unit, unless otherwise noted. $+25^{\circ} \mathrm{C}$


Figure 1

LINEARITY ERROR AND


Figure 3

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B, $+25^{\circ} \mathrm{C}$ )



Figure 2

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE



Figure 4

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ (continued)

All specifications at $T_{A}=25^{\circ} \mathrm{C}, I O V_{D D}=V_{D D}=V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, representative unit, unless otherwise noted. $+85^{\circ} \mathrm{C}$

LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE

$$
\left(\mathrm{DAC} \mathrm{~A},+85^{\circ} \mathrm{C}\right)
$$




0000h 2000h 4000h 6000h 8000h A000h C000h E000h FFFFh
Digital Input Code

Figure 5


LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B, $+85^{\circ} \mathrm{C}$ )



Figure 6


Figure 8

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ (continued)

All specifications at $T_{A}=25^{\circ} \mathrm{C}, I O V_{D D}=V_{D D}=V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, representative unit, unless otherwise noted.
$-40^{\circ} \mathrm{C}$


Figure 9


Figure 11

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC B, $-40^{\circ} \mathrm{C}$ )



Figure 10


Figure 12

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ (continued)

All specifications at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, I O \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, representative unit, unless otherwise noted.


Figure 13


Figure 15

BROADBAND NOISE
(Code $=8000 \mathrm{~h}, \mathrm{BW}=10 \mathrm{kHz})$


Time ( $10 \mathrm{~ms} / \mathrm{div}$ )


Figure 14


Figure 16


Figure 18
www.ti.com

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ (continued)

All specifications at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, I O V_{D D}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, representative unit, unless otherwise noted.


Figure 19


Figure 21


Figure 23


Figure 20


Figure 22


Figure 24

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ (continued)

All specifications at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, I O \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, representative unit, unless otherwise noted.


Figure 25

IOVDD SUPPLY CURRENT


Figure 26

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}$

All specifications at $T_{A}=25^{\circ} \mathrm{C}, I O V_{D D}=V_{D D}=V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}$, representative unit, unless otherwise noted. $+25^{\circ} \mathrm{C}$


Figure 27


Figure 29

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B, $+25^{\circ} \mathrm{C}$ )



Figure 28


Figure 30

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$ (continued)

All specifications at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, I O \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}$, representative unit, unless otherwise noted. $+85^{\circ} \mathrm{C}$


Figure 31


Figure 33


Figure 32


Figure 34

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}$ (continued)

All specifications at $T_{A}=25^{\circ} \mathrm{C}, I O V_{D D}=V_{D D}=\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}$, representative unit, unless otherwise noted.
$-40^{\circ} \mathrm{C}$


Figure 35


Figure 37


Figure 36

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC D, $-40^{\circ} \mathrm{C}$ )



Figure 38

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$ (continued)

All specifications at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, I O \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}$, representative unit, unless otherwise noted.


Figure 39


Figure 41


Figure 40


Figure 42


Figure 43

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}$ (continued)

All specifications at $T_{A}=25^{\circ} \mathrm{C}, I O V_{D D}=V_{D D}=V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}$, representative unit, unless otherwise noted.


Figure 44


Figure 46


Figure 48


Figure 45


Figure 47


Figure 49

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$ (continued)

All specifications at $T_{A}=25^{\circ} \mathrm{C}, I O V_{D D}=V_{D D}=V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}$, representative unit, unless otherwise noted.


Figure 50


Figure 51


Figure 52

INSTRUMENTS
www.ti.com

## THEORY OF OPERATION

The DAC7654 is a quad voltage output, 16-bit DAC. The architecture is an $R-2 R$ ladder configuration with the three most significant bits (MSBs) segmented, followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network, segmented MSBs, and output op amp, as shown in Figure 53. The minimum voltage output (zero-scale) and maximum voltage output (full-scale) are set by the internal voltage references and the resistors associated with the output operational amplifier.

The digital input is a 24 -bit serial word that contains a 2-bit address code for selecting one of four DACs, a quick load bit, five unused bits, and the 16-bit DAC code (MSB first). The converters can be powered from either a single +5 V supply or a dual $\pm 5 \mathrm{~V}$ supply. The device offers a reset function that immediately sets all DAC output voltages and DAC registers to mid-scale (code 8000h) or to zero-scale (code 0000h). See Figure 54 and Figure 55 for basic single- and dual-supply operation of the DAC7654.


Figure 53. DAC7654 Architecture


Figure 54. Basic Single-Supply Operation of the DAC7654


Figure 55. Basic Dual-Supply Operation of the DAC7654

## ANALOG OUTPUTS

When $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$ (dual-supply operation), the output amplifier can swing to within 2.25 V of the supply rails over a range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. When $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ (single-supply operation), and with R ROAD also connected to ground, the output can swing to within 5 mV of ground. Care must be taken when measuring the zero-scale error when $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$. Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes (0000h, 0001h, 0002h, etc.) if the output amplifier has a negative offset.

Due to the high accuracy of these DACs, system design problems such as grounding and contact resistance are very important. A 16 -bit converter with a 2.5 V full-scale range has a 1 LSB value of $38 \mu \mathrm{~V}$. With a load current of 1 mA , series wiring and connector resistance of only $40 \mathrm{~m} \Omega$ ( $\mathrm{R}_{\mathrm{W} 2}$ ) will cause a voltage drop of $40 \mu \mathrm{~V}$, as shown in Figure 56. To understand what this means in terms of system layout, the resistivity of a typical 1-ounce copper-clad printed circuit board is $1 / 2 \mathrm{~m} \Omega$ per square. For a 1 mA load, a 0.01 -inch-wide printed circuit conductor 0.6 inches long will result in a voltage drop of $30 \mu \mathrm{~V}$.

The DAC7654 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load (as shown in Figure 56), thus ensuring an accurate output voltage.

## DIGITAL INTERFACE

Table 1 shows the basic control logic for the DAC7654. The interface consists of a signal data clock (CLK) input, serial data in (SDI), DAC input register load control signal (LOAD), and DAC register load control signal (LDAC). In addition, a chip select (CS) input is available to enable serial communication when there are multiple serial devices. An asynchronous reset (RST) input, by the rising edge, is provided to simplify startup conditions, periodic resets, or emergency resets to a known state, depending on the status of the reset select (RSTSEL) signal.


Figure 56. Analog Output Closed-Loop Configuration (1/2 DAC7654). $\mathrm{R}_{\mathrm{W}}$ represents wiring resistances.
Table 1. DAC7654 Logic Truth Table

| A1 | A0 | $\overline{\mathbf{C S}}$ | RST | RSTSEL | LDAC | $\overline{\text { LOAD }}$ | INPUT REGISTER | DAC REGISTER | MODE | DAC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | H | X | X | L | Write | Hold | Write input | A |
| L | H | L | H | X | X | L | Write | Hold | Write input | B |
| H | L | L | H | X | X | L | Write | Hold | Write input | C |
| H | H | L | H | X | X | L | Write | Hold | Write input | D |
| X | X | H | H | X | $\uparrow$ | H | Hold | Write | Update | All |
| X | X | H | H | X | H | H | Hold | Hold | Hold | All |
| X | X | X | $\uparrow$ | L | X | X | Reset to zero | Reset to zero | Reset to zero | All |
| X | X | X | $\uparrow$ | H | X | X | Reset to mid-scale | Reset to mid-scale | Reset to mid-scale | All |

The DAC code, quick load control, and address are provided via a 24 -bit serial interface (see Table 3; also see Figure 58, page 25). The first two bits select the input register that will be updated when $\overline{\text { LOAD goes low. The third bit is a Quick }}$ Load bit; if high, the code in the shift register is loaded into all of the DAC input registers when the LOAD signal goes low. If the Quick Load bit is low, the content of shift register is loaded only to the DAC input register that is addressed. The Quick Load bit is followed by five unused bits. The last 16 bits (MSB first) are the DAC code.

The internal DAC register is edge triggered and not level triggered. When the LDAC signal is transitioned from low to high, the digital word currently in the DAC input register is latched. The first set of registers (the DAC input registers) are level triggered via the $\overline{\text { LOAD }}$ signal. This double-buffered architecture has been designed so that new data can be entered for each DAC without disturbing the analog outputs. When the new data has been entered into the device, all of the DAC outputs can be updated simultaneously by the rising edge of LDAC. Additionally, it allows writing to the DAC input registers at any point, which permits the DAC output voltages to be synchronously changed via a trigger signal (LDAC).

## 3V TO 5V LOGIC INTERFACE

All of the digital input and output pins are compatible with any logic supply voltage between 3 V and 5 V . Connect the interface logic supply voltage to the $\mathrm{IOV}_{\text {DD }}$ pin. Note that the internal digital logic operates from 5 V , so the VDD pin must connect to a 5 V supply.

## CS AND CLK INPUTS

Note that $\overline{\mathrm{CS}}$ and CLK are combined with an OR gate, which controls the serial-to-parallel shift register. These two inputs are completely interchangeable. However, care must be taken with the state of CLK when $\overline{\mathrm{CS}}$ rises at the end of a serial transfer. If CLK is low when $\overline{\mathrm{CS}}$ rises, the OR gate will provide a rising edge to the shift register, shifting the internal data by one additional bit. The result will be incorrect data and the possible selection of the wrong input register(s). If both
$\overline{\mathrm{CS}}$ and CLK are used, $\overline{\mathrm{CS}}$ should rise only when CLK is high. If not, then either $\overline{\mathrm{CS}}$ or CLK can be used to operate the shift register. Table 2 shows more information.

Table 2. Serial Shift Register Truth Table

| CS(1) | CLK(1) | $\overline{\text { LOAD }}$ | RST | SERIAL SHIFT REGISTER |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{H}^{(2)}$ | $\mathrm{X}^{(2)}$ | H | H | No change |
| $\mathrm{L}^{(2)}$ | L | H | H | No change |
| L | $\uparrow(2)$ | H | H | Advanced one bit |
| $\uparrow$ | L | H | H | Advanced one bit |
| $\mathrm{H}^{(3)}$ | X | $\mathrm{L}(4)$ | H | No change |
| $\mathrm{H}^{(3)}$ | X | H | $\uparrow(5)$ | No change |

(1) $\overline{\mathrm{CS}}$ and CLK are interchangeable.
(2) $H=$ logic high. $X=$ don't care. $L=$ logic low. $\uparrow=$ positive logic transition.
(3) A high value is suggested in order to avoid a false clock from advancing and changing the shift register.
(4) If data are clocked into the serial register while $\overline{\text { LOAD }}$ is low, the selected DAC register will change as the shift register bits flow through A1 and A0. This will corrupt the data in each DAC register that has been erroneously selected.
(5) Rising edge of RST causes no change in the contents of the serial shift register.

## GLITCH SUPPRESSION CIRCUIT

Figure 21, Figure 22, Figure 48, and Figure 49 show the typical DAC output when switching between codes 7FFFh and 8000h. For R-2R ladder DACs, this is potentially the worst-case glitch condition, since every switch in the DAC changes state. To minimize the glitch energy at this and other code pairs with possible high-glitch outputs, an internal track-and-hold circuit is used to maintain the DAC ouput voltage at a nearly constant level during the internal switching interval. This track-and-hold circuit is activated only when the transition is at, or close to, one of the code pairs with the high-glitch possibility.

It is advisable to avoid digital transitions within $1 \mu \mathrm{~s}$ of the rising edge of the LDAC signal. These signals can affect the charge on the track-and-hold capacitor, thus increasing the glitch energy.

Table 3. 24-Bit Data and Command Word

| B23 | B22 | B21 | B20 | B19 | B18 | B17 | B16 | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | A0 | Quick <br> Load | X | X | X | X | X | D 15 | D 14 | D 13 | D 12 | D 11 | D 10 | D 9 | D 8 | D 7 | $\mathrm{D6}$ | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |

## SERIAL DATA OUTPUT

The serial-data output (SDO) is the internal shift register output. For the DAC7654, the SDO is a driven output and does not require an external pull-up. Any number of DAC7654s can be daisy-chained by connecting the SDO pin of one device to the SDI pin of the following device in the chain, as shown in Figure 57.

## DIGITAL TIMING

Figure 58 and Table 4 provide detailed timing for the digital interface of the DAC7654.

## DIGITAL INPUT CODING

The DAC7654 input data is in straight binary format. The output voltage for single-supply operation is given by Equation 1:
$V_{\text {OUT }}=\frac{2.5 \times \mathrm{N}}{65,536}$
where N is the digital input code.
This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.

The output for the dual supply operation is given by Equation 2:
$\mathrm{V}_{\text {OUT }}=\frac{5 \times \mathrm{N}}{65,536}-2.5$


Figure 57. Daisy-Chaining the DAC7654


Figure 58. Digital Input and Output Timing
Table 4. Timing Specifications for Figure 58

| SYMBOL | DESCRIPTION | MIN | UNITS |
| :---: | :---: | :---: | :---: |
| tDS | Data valid to CLK rising | 10 | ns |
| tDH | Data held valid after CLK rises | 20 | ns |
| tch | CLK high | 25 | ns |
| tCL | CLK low | 25 | ns |
| tCSS | $\overline{\mathrm{CS}}$ low to CLK rising | 15 | ns |
| tCSH | CLK high to $\overline{\text { CS }}$ rising | 0 | ns |
| tLD1 | $\overline{\text { LOAD high to CLK rising }}$ | 10 | ns |
| tLD2 | CLK rising to $\overline{\text { LOAD low }}$ | 30 | ns |
| tLDRW | $\overline{\text { LOAD low time }}$ | 30 | ns |
| tLDDL | LDAC low time | 100 | ns |
| tLDDH | LDAC high time | 150 | ns |
| tRSSS | RSTSEL valid to RST high | 0 | ns |
| tRSSH | RST high to RSTSEL not valid | 100 | ns |
| tRSTL | RST low time | 10 | ns |
| tRSTH | RST high time | 10 | $\mu \mathrm{l}$ |
| tS | Settling time | 10 |  |

www.ti.com
30-Mar-2005

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC7654YBR | ACTIVE | LQFP | PM | 64 | 1500 | TBD | CU SNPB | Level-3-240C-168 HR |
| DAC7654YBT | ACTIVE | LQFP | PM | 64 | 250 | TBD | CU SNPB | Level-3-240C-168 HR |
| DAC7654YCR | ACTIVE | LQFP | PM | 64 | 1500 | TBD | CU SNPB | Level-3-240C-168 HR |
| DAC7654YCT | ACTIVE | LQFP | PM | 64 | 250 | TBD | CU SNPB | Level-3-240C-168 HR |
| DAC7654YR | ACTIVE | LQFP | PM | 64 | 1500 | TBD | CU SNPB | Level-3-240C-168 HR |
| DAC7654YT | ACTIVE | LQFP | PM | 64 | 250 | TBD | CU SNPB | Level-3-240C-168 HR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PM (S-PQFP-G64)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
D. May also be thermally enhanced plastic with leads connected to the die pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com |
| :--- | :--- |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |

## Applications

| Audio | www.ti.com/audio |
| :--- | :--- |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265


[^0]:    * specifications same as the grade to the left

