
# 捷多邦,专业PCB打样工厂,24小时加急**SN24**LVC1404 OSCILLATOR DRIVER FOR CRYSTAL OSCILLATOR OR CERAMIC RESONATOR

SCES469C-AUGUST 2003-REVISED JULY 2005

#### **FEATURES**

- Available in the Texas Instruments
   NanoStar™ and NanoFree™ Packages
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- One Buffered Inverter With Schmitt-Trigger Input and Two Unbuffered Inverters
- Integrated Solution for Oscillator Applications
- Suitable for Commonly Used Clock Frequencies:
  - 15 kHz, 3.58 MHz, 4.43 MHz, 13 MHz, 25 MHz, 26 MHz, 27 MHz, 28 MHz
- Control Input to Disable the Oscillator Circuit

- Low Power Consumption (10-μA Max I<sub>CC</sub>) in Standby State
- ±24-mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

#### DESCRIPTION/ORDERING INFORMATION

This device consists of one inverter with a Schmitt-trigger input and two unbuffered inverters. It is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
39.1	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP		SN74LVC1404YEPR	
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Tape and reel	SN74LVC1404YZPR	44_
	SSOP - DCT	Tape and reel	SN74LVC1404DCTR	CA4
	VSSOP - DCU	Tape and reel	SN74LVC1404DCUR	CA4_

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

Pricase be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar, NanoFree are trademarks of Texas Instruments.

<sup>(2)</sup> DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.

DCU: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, ● = Pb-free).



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

XIN and XOUT pins can be connected to a crystal or resonator in oscillator applications. The device provides an additional unbuffered inverter (OSCOUT) and a Schmitt-trigger input inverter for signal conditioning (see Figure 3). The control (CTRL) input disables the oscillator circuit to reduce power consumption. The oscillator circuit is disabled and the XOUT output is set to low level when CTRL is low. To ensure the oscillator circuit remains disabled during power up or power down, CTRL should be connected to GND through a pulldown resistor. The minimum value of the resistor is determined by the current-sourcing capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


NanoStar<sup>™</sup> and NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.


#### **FUNCTION TABLES**

INPU	JTS	OU	TPUTS
CTRL	XIN	XOUT	OSCOUT
Н	L	Н	L
Н	Н	L	Н
L	X	L	Н

INPUT A	OUTPUT Y
L	Н
Н	L

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**







SCES469C-AUGUST 2003-REVISED JULY 2005

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)	XIN, A, CTRL inputs	-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)	Y output	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>	XOUT, OSCOUT	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DCT package		220	
$\theta_{JA}$	Package thermal impedance (4)	DCU package		227	°C/W
		YEP/YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	5.5	V
$V_{CC}$	Supply voltage	Data retention only	1.5		V
V <sub>I</sub>	Input voltage (XIN, CTRL, A inputs)		0	5.5	V
Vo	Output voltage (XOUT, OSCOUT, Y outputs)		0	$V_{CC}$	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
$I_{OH}$	High-level output current (OSCOUT, XOUT, Y outputs)	V 2 V		-16	mA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
$I_{OL}$	Low-level output current (OSCOUT, XOUT, Y outputs)	V 2 V		16	mA
		$V_{CC} = 3 V$		24	
		V <sub>CC</sub> = 4.5 V		32	
I <sub>OL</sub> (2)	Low-level output current (XOUT)	V <sub>CC</sub> = 1.65 V		2	mA
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$		20	
41/4	land the cities of a (fall time (OTDL input)	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		20	0.7
Δt/Δv	Input transition rise/fall time (CTRL input)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) CTRL = Low, XIN = GND



SCES469C-AUGUST 2003-REVISED JULY 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TE	EST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT	
				1.65 V	0.79	1.16		
$V_{T+}$				2.3 V	1.11	1.56		
Positive- going	A input			3 V	1.5	1.87	V	
threshold				4.5 V	2.16	2.74		
				5.5 V	2.61	3.33		
				1.65 V	0.39	0.62		
$V_{T-}$				2.3 V	0.58	0.87		
Negative- going	A input			3 V	0.84	1.14	V	
threshold				4.5 V	1.41	1.79		
				5.5 V	1.87	2.29		
				1.65 V	0.37	0.62		
$\Delta V_{T}$				2.3 V	0.48	0.77		
hysteresis	A input			3 V	0.56	0.87	V	
$(V_{T+} - V_{T-})$				4.5 V	0.71	1.04		
				5.5 V	0.71	1.11		
		$I_{OH} = -100 \mu A$		1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			
		$I_{OH} = -4 \text{ mA}$	<sub>OH</sub> = -4 mA		1.2			
. (2)		$I_{OH} = -8 \text{ mA}$		2.3 V	1.9		\ \/	
V <sub>OH</sub> <sup>(2)</sup>		$I_{OH} = -16 \text{ mA}$			2.4		V	
		I <sub>OH</sub> = -24 mA		3 V	2.3			
		$I_{OH} = -32 \text{ mA}$		4.5 V	3.8			
		$I_{OL} = 100  \mu A$		1.65 V to 5.5 V		0.1		
		I <sub>OL</sub> = 4 mA		1.65 V		0.45		
14 (2)		$I_{OL} = 8 \text{ mA}$		2.3 V		0.3	.,	
V <sub>OL</sub> <sup>(2)</sup>		I <sub>OL</sub> = 16 mA		3 V		0.4	V	
	$I_{OL} = 24 \text{ mA}$ $I_{OL} = 32 \text{ mA}$					0.55		
				4.5 V		0.55		
VOLT.		$I_{OL} = 100  \mu A$	OTDI I VIII O	1.65 V to 5.5 V		0.1		
V <sub>OL</sub>	XOUT	I <sub>OL</sub> = 2 mA	CTRL = Low, XIN = G	1.65 V		0.65	V	
II	All inputs	$V_1 = 5.5 \text{ V or } 0$	GND	0 to 5.5 V		±5	μΑ	
I <sub>off</sub>	Y output	$V_I$ or $V_O = 0$ to	5.5 V	0		±10	μA	
I <sub>cc</sub>	•	$V_I = V_{CC}$ or $GI$		1.65 V to 5.5 V		10	μΑ	
$\Delta I_{CC}$	CTRL and A inputs	One input at V	<sub>CC</sub> – 0.6 V,	3 V to 5.5 V		500	μΑ	
C	CTRL and A inputs	\/ \/ == O	ND.	2.2.1/		3.5	~ F	
C <sub>i</sub>	XIN	$V_I = V_{CC}$ or $GI$	טא	3.3 V		6	pF	

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2)  $V_{IL} = 0 \text{ V}$  and  $V_{IH} = V_{CC}$  for XOUT and OSCOUT; the standard  $V_{T+}$  and  $V_{T-}$  levels should be applied for the Y output.



SCES469C-AUGUST 2003-REVISED JULY 2005

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = 1 ± 0.2		V <sub>CC</sub> = 1 ± 0.3		V <sub>CC</sub> =		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	Υ	2.8	15.1	1.6	5.7	1.5	4.6	0.9	4.4	
	VINI	XOUT	1.7	9.6	1	3.2	1.1	2.4	0.9	1.8	20
t <sub>pd</sub>	XIN	OSCOUT	2.6	17.2	2	5.6	2	4.1	1.5	3.2	ns
	CTRL	XOUT	3	28.2	1.8	14.4	1.5	12.2	1.1	10.2	

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = : ± 0.3		V <sub>CC</sub> =	5 V 5 V	UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	Y	3	17.3	1.8	7.4	1.8	6.4	1	5.3	
	XIN	XOUT	1.2	15.8	0.8	5.8	1	5.4	0.6	4.6	20
t <sub>pd</sub>	Ally	OSCOUT	3.5	25.7	2.6	7.1	2.8	7.8	2	6.7	ns
	CTRL	XOUT	3.3	24.5	2.1	12	1.9	12.7	1.1	11.2	


# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
	TANAMETER	CONDITIONS	TYP	TYP	TYP	TYP	ONIT
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	25	26	29	39	pF




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

.,	INF	PUTS	.,	.,		R <sub>L</sub>	RL	.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	(Except t <sub>PZ</sub> )	(t <sub>PZ</sub> )	$oldsymbol{V}_{\Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	15 pF	<b>1 Μ</b> Ω	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	15 pF	<b>1 Μ</b> Ω	1 k $\Omega$	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	1 k $\Omega$	0.3 V
5 V ± 0.5 V	Vcc	≤2.5 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	15 pF	<b>1 Μ</b> Ω	1 k $\Omega$	0.3 V




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

.,	INPUTS		.,	V			v
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	$R_L$	$V_{\Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 $\Omega$	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
5 V ± 0.5 V	V <sub>CC</sub>	≤2.5 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	50 pF	500 $\Omega$	0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms



#### **APPLICATION INFORMATION**

Figure 3 shows a typical application of the SN74LVC1404 in a Pierce oscillator circuit. The output voltage can be conditioned further by connecting OSCOUT to the Schmitt-trigger input inverter. The Schmitt-trigger input inverter produces a rail-to-rail voltage waveform. The recommended load for the crystal, shown in this example, is 16 pF. The value of the recommended load  $(C_L)$  can be found in the crystal manufacturer's data sheet. Values of  $C_1$  and

 $C_L = \frac{C_1 C_2}{C_1 + C_2} \text{ and } C_1 \approx C_2. \ R_s \text{ is the current-limiting resistor, and the value depends on the maximum power dissipation of the crystal. Generally, the recommended value of <math>R_s$  is specified in the crystal manufacturer's data sheet and, usually, this value is approximately equal to the reactance of  $C_2$  at resonance  $R_s = X_{C_2}$ .  $R_F$  is the feedback resistor that is used to bias the inverter in the linear region of operation. Usually, the value is chosen to be within 1 M $\Omega$  to 10 M $\Omega$ .




A) Logic Diagram View
 (1) CTRL should be tied to logic high during normal operation of the oscillator circuit. To disable the oscillator circuit, connect CTRL to logic low.

Figure 3. Oscillator Circuit



#### **APPLICATION INFORMATION**



B) Oscillator Circuit in DCT or DCU Pinout

(1) CTRL should be tied to logic high during normal operation of the oscillator circuit. To disable the oscillator circuit, connect CTRL to logic low.

#### **Practical Design Tips**

- The open-loop gain of the unbuffered inverter decreases as power-supply voltage decreases. This decreases
  the closed-loop gain of the oscillator circuit. The value of R<sub>s</sub> can be decreased to increase the closed-loop
  gain, while maintaining the power dissipation of the crystal within the maximum limit.
- R<sub>s</sub> and C<sub>2</sub> form a low-pass filter and reduce spurious oscillations. Component values can be adjusted, based
  on the desired cutoff frequency.
- C<sub>2</sub> can be increased over C<sub>1</sub> to increase the phase shift and help in start-up of the oscillator. Increasing C<sub>2</sub>
  may affect the duty cycle of the output voltage.
- At high frequency, phase shift due to R<sub>s</sub> becomes significant. In this case, R<sub>s</sub> can be replaced by a capacitor to reduce the phase shift.



SCES469C-AUGUST 2003-REVISED JULY 2005

#### **APPLICATION INFORMATION**

#### **Testing**

After the selection of proper component values, the oscillator circuit should be tested, using these components, to ensure that the oscillator circuit shows required performance over the recommended operating conditions.

- Without a crystal, the oscillator circuit should not oscillate. To check this, the crystal can be replaced by its equivalent parallel-resonant resistance.
- When the power-supply voltage drops, the closed-loop gain of the oscillator circuit reduces. Ensure that the circuit oscillates at the appropriate frequency at the lowest V<sub>CC</sub> and highest V<sub>CC</sub>.
- Ensure that the duty cycle, start-up time, and frequency drift over time is within the system requirements.



#### PACKAGE OPTION ADDENDUM

27-Jul-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LVC1404DCTR	ACTIVE	SM8	DCT	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1404DCUR	ACTIVE	US8	DCU	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1404DCURE4	ACTIVE	US8	DCU	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1404YEPR	ACTIVE	WCSP	YEP	8	3000	TBD	SNPB	Level-1-260C-UNLIM
SN74LVC1404YZPR	ACTIVE	WCSP	YZP	8	3000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### DCT (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-187 variation CA.



# YZP (R-XBGA-N8)

# DIE-SIZE BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is lead—free. Refer to the 8 YEP package (drawing 4204725) for tin—lead (SnPb).

NanoFree is a trademark of Texas Instruments.



# YEP (R-XBGA-N8)

# DIE-SIZE BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 8 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265