SCDS112C - MARCH 2001 - REVISED MARCH 2002

- Designed to Be Used in Voltage-Limiting Applications
- 3.5-Ω On-State Connection Between Ports
 A and B
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- Direct Interface With GTL+ Levels
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

GND 1 8 GATE A1 2 7 B1 A2 3 6 B2 A3 4 5 B3

description

The SN74TVC3306 provides three parallel NMOS pass transistors with a common unbuffered gate. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.


The device can be used as a dual switch, with the gates cascaded together to a reference transistor. The low-voltage side of each pass transistor is limited to a voltage set by the reference transistor. This is done to protect components with inputs that are sensitive to high-state voltage-level overshoots.

ORDERING INFORMATION

TA	PACK	\GE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
40°C to 95°C	SSOP - DCT	Tape and reel	SN74TVC3306DCTR	FA6		
–40°C to 85°C	VSSOP - DCU	Tape and reel	SN74TVC3306DCUR	FA6		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

logic diagram (positive logic)



NOTE A: The SN74TVC3306 has bidirectional capability across many voltage levels. The voltage levels documented in this data sheet are examples.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74TVC3306 DUAL VOLTAGE CLAMP

SCDS112C - MARCH 2001 - REVISED MARCH 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Input/output voltage range, V _{I/O} (see Note 1)	0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, $I_{ K }(V_1 < 0)$	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DCT package	220°C/W
DCU package	227°C/W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage	0	5	V
VGATE	GATE voltage	0	5	V
IPASS	Pass transistor current		64	mA
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	NS	MIN TYP‡	MAX	UNIT
VIK	$I_1 = -18 \text{ mA},$		V _{GATE} = 0		-1.2	V
lін	V _I = 5 V,		V _{GATE} = 0		5	μΑ
C _i (GATE)	$V_I = 3 V \text{ or } 0$			11		pF
C _{io(off)}	$V_0 = 3 \text{ V or } 0,$		V _{GATE} = 0	4	6	pF
C _{io(on)}	$V_{O} = 3 \text{ V or } 0,$		V _{GATE} = 3 V	10.5	12.5	pF
	V _I = 0 I _O = 64 mA		V _{GATE} = 4.5 V	3.5	5.5	
		10 - 64 mA	V _{GATE} = 3 V	4.7	7	
		10 = 04 IIIA	V _{GATE} = 2.3 V	6.3	9.5	
r _{on} §			V _{GATE} = 1.5 V	= 0	Ω	
	V _I = 2.4 V	V 04V		4.8	7.5	
	v = 2.4 v	I _O = 15 mA	V _{GATE} = 3 V	14.7	23	
	V _I = 1.7 V		V _{GATE} = 2.3 V	11.3	16.5	

[‡] All typical values are at $T_A = 25$ °C.



NOTES: 1. The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

ac performance (translating down)

switching characteristics over recommended operating free-air temperature range, V_{GATE} = 3.3 V, V_{IL} = 0, and V_{M} = 1.15 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	C _L = 5	50 pF	C _L = 3	30 pF	C _L = 1	15 pF	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
^t PLH	A or B	B or A	0	0.8	0	0.6	0	0.3	
^t PHL		BUIA	0	1.2	0	1	0	0.5	ns

switching characteristics over recommended operating free-air temperature range, $V_{GATE} = 2.5 \text{ V}$, $V_{IL} = 0$, and $V_{M} = 0.75 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
	(INPUT) (OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	ONIT	
t _{PLH}	A or B	D or A	0	1	0	0.7	0	0.4	
t _{PHL}		B or A	0	1.3	0	1	0	0.6	ns

ac performance (translating up)


switching characteristics over recommended operating free-air temperature range, V_{GATE} = 3.3 V, V_{IH} = 2.3 V, V_{IL} = 0, V_{T} = 3.3 V, V_{M} = 1.15 V, and R_{L} = 300 Ω (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	C _L = 5	50 pF	CL = 3	30 pF	C _L = 1	5 pF	UNIT
	(INPUT) (OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{PLH}	A or B	D or A	0	0.9	0	0.6	0	0.4	
t _{PHL}		B or A	0	1.4	0	1.1	0	0.7	ns

switching characteristics over recommended operating free-air temperature range, V_{GATE} = 2.5 V, V_{IH} = 1.5 V, V_{IL} = 0, V_T = 2.5 V, V_M = 0.75 V, and R_L = 300 Ω (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A or B	D or A	0	1	0	0.6	0	0.4	
^t PHL		B or A	0	1.3	0	1.3	0	0.8	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit for Outputs



V_{DDREF} = 3.3 V $V_{DPU} = 2.5 V$ Motherboard Interface **200 k**Ω 150 Ω **150** Ω **GATE** B1 (VBIAS)† B2 **∳** B3 TVC3306 3 Α1 A2 ∳ АЗ $V_{REF}^{\dagger} = 1.5 V$ Open-Drain **CPU** Interface

APPLICATION INFORMATION

Figure 2. Typical Application Circuit

For the clamping configuration, the common GATE input must be connected to one side (An or Bn) of any one of the pass transistors, making that the V_{BIAS} connection of the reference transistor and the opposite side (Bn or An) the V_{REF} connection. When V_{BIAS} is connected through a 200-k Ω resistor to a 3-V to 5.5-V V_{CC} supply and V_{REF} is set to 0 V to V_{CC} – 0.6 V, the output of each switch has a maximum clamp voltage equal to V_{REF} . A filter capacitor on V_{BIAS} is recommended.

application operating conditions (see Figure 2)

		MIN	TYP [‡]	MAX	UNIT
VBIAS	BIAS voltage	V _{REF} + 0.6	2.1	5	V
VGATE	GATE voltage	V _{REF} + 0.6	2.1	5	V
VREF	Reference voltage	0	1.5	4.4	V
V _{DPU}	Drain pullup voltage	2.36	2.5	2.64	V
IPASS	Pass-transistor current		14		mA
IREF	Reference-transistor current		5		μΑ
TA	Operating free-air temperature	-40		85	°C

[‡] All typical values are at $T_A = 25$ °C.



TVREF and VBIAS can be applied to any one of the pass transistors. GATE must be connected externally to VBIAS.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265