



Improved, Quad, SPST Analog Switches

General Description

Maxim's redesigned DG441/DG442 analog switches now feature on-resistance matching (4Ω max) between switches and guaranteed on-resistance flatness over the signal range (9Ω max). These low on-resistance switches conduct equally well in either direction. They guarantee low charge injection (10pC max), low power consumption (1.65mW), and an ESD tolerance of 2000V minimum per Method 3015.7. The new design offers lower off-leakage current over temperature (less than 5nA at +85°C).

The DG441/DG442 are quad, single-pole/single-throw (SPST) analog switches. The DG441 has four normally closed switches, and the DG442 has four normally open switches. Switching times are less than 250ns for t_{ON} and less than 70ns for t_{OFF} . These devices operate from a single +10V to +30V supply, or bipolar $\pm 4.5V$ to $\pm 20V$ supplies. Maxim's improved DG441/DG442 continue to be fabricated with a 44V silicon-gate process.

Applications

Sample-and-Hold Circuits	PBX, PABX
Communication Systems	Guidance and Control Systems
Test Equipment	Audio-Signal Routing
Battery-Operated Systems	Military Radios
Heads-Up Displays	Modems
Fax Machines	

New Features

- ◆ Plug-In Upgrades for Industry-Standard DG441/DG442
- ◆ Improved $r_{DS(ON)}$ Match Between Channels (4Ω max)
- ◆ Guaranteed $r_{FLAT(ON)}$ Over Signal Range (9Ω max)
- ◆ Improved Charge Injection (10pC max)
- ◆ Improved Off-Leakage Current Over Temperature ($<5nA$ at +85°C)
- ◆ Withstand Electrostatic Discharge (2000V min) per Method 3015.7

Existing Features

- ◆ Low $r_{DS(ON)}$ (85 Ω max)
- ◆ Single-Supply Operation +10V to +30V
Bipolar-Supply Operation $\pm 4.5V$ to $\pm 20V$
- ◆ Low Power Consumption (1.65mW max)
- ◆ Rail-to-Rail Signal Handling
- ◆ TTL/CMOS-Logic Compatible

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
DG441CJ	0°C to +70°C	16 Plastic DIP
DG441CY	0°C to +70°C	16 Narrow SO
DG441C/D	0°C to +70°C	Dice*
DG441DJ	-40°C to +85°C	16 Plastic DIP
DG441DY	-40°C to +85°C	16 Narrow SO
DG441DK	-40°C to +85°C	16 CERDIP
DG441AK	-55°C to +125°C	16 CERDIP**

Ordering Information continued on last page.

*Contact factory for dice specifications.

**Contact factory for availability and processing to MIL-STD-883B.

Pin Configurations/Functional Diagrams/Truth Tables



DG441/DG442

Improved, Quad, SPST Analog Switches

ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V-

V+44V

GND25V

V_L(GND - 0.3V) to (V+ + 0.3V)

Digital Inputs, V_S, V_D (Note 1).....(V- - 2V) to (V+ + 2V) or 30mA
(whichever occurs first)

Continuous Current (any terminal)30mA

Peak Current, S or D

(pulsed at 1ms, 10% duty-cycle max)100mA

Continuous Power Dissipation (T_A = +70°C)

Plastic DIP (derate 10.53mW/°C above +70°C)842mW

Narrow SO (derate 8.70mW/°C above +70°C)696mW

CERDIP (derate 10.00mW/°C above +70°C)800mW

Operating Temperature Ranges

DG441C/DG442C0°C to +70°C

DG441D/DG442D-40°C to +85°C

DG441AK/DG442AK-65°C to +150°C

Storage Temperature Range-65°C to +150°C

Lead Temperature (soldering, 10sec)+300°C

Note 1: Signals on S, D, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current ratings.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = 15V, V- = -15V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP (Note 2)	MAX	UNITS
SWITCH								
Analog-Signal Range	V _{ANALOG}	(Note 3)			-15		15	V
Drain-Source On-Resistance	r _{DS(ON)}	V ₊ = 13.5V, V ₋ = -13.5V, I _S = -10mA, V _D = 8.5V or -8.5V	T _A = +25°C		50		85	Ω
			T _A = T _{MIN} to T _{MAX}				100	
On-Resistance Match Between Channels (Note 4)	Δr _{DS(ON)}	V ₊ = 15V, V ₋ = -15V, V _D = ±10V, I _S = -10mA	T _A = +25°C				4	Ω
			T _A = T _{MIN} to T _{MAX}				5	
On-Resistance Flatness (Note 4)	r _{FLAT(ON)}	V ₊ = 15V, V ₋ = -15V, V _D = 5V or -5V, I _S = -10mA	T _A = +25°C				9	Ω
			T _A = T _{MIN} to T _{MAX}				15	
Source Off-Leakage Current (Note 5)	I _{S(OFF)}	V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ±15.5V	T _A = +25°C		-0.50	0.01	0.50	nA
			T _A = T _{MAX}	C, D	-5		5	
				A	-20		20	
Drain Off-Leakage Current (Note 5)	I _{D(OFF)}	V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ±15.5V	T _A = +25°C		-0.50	0.01	0.50	nA
			T _A = T _{MAX}	C, D	-5		5	
				A	-20		20	
Drain On-Leakage Current (Note 5)	I _{D(ON)} or I _{S(ON)}	V ₊ = 16.5V, V ₋ = -16.5V, V _D = ±15.5V, V _S = ±15.5V	T _A = +25°C		-0.50	0.08	0.50	nA
			T _A = T _{MAX}	C, D	-10		10	
				A	-20		20	
DIGITAL								
Input Current with Input Voltage High	I _{INH}	V _{IN} = 2.4V			-500	0.01	500	nA
Input Current with Input Voltage Low	I _{INL}	V _{IN} = 0.8V			-500	0.01	500	nA

Improved, Quad, SPST Analog Switches

DG441/DG442

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V₊ = 15V, V₋ = -15V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
SUPPLY							
Power-Supply Range	V+, V-			±4.5		±20.0	V
Positive Supply Current	I+	All channels on or off, V+ = 16.5V, V- = -16.5V, VIN = 0V or 5V			15	100	μA
Negative Supply Current	I-	All channels on or off, V+ = 16.5V, V- = -16.5V, VIN = 0V or 5V	TA = +25°C	-1	-0.0001	1	μA
			TA = TMIN to TMAX	-5		5	
Ground Current	IGND	All channels on or off, V+ = 16.5V, V- = -16.5V, VIN = 0V or 5V		-100	-15		μA
DYNAMIC							
Turn-On Time	tON	VS = ±10V, RL = 1kΩ, Figure 2	TA = +25°C		150	250	ns
Turn-Off Time	tOFF	DG441, VD = ±10V, Figure 2	TA = +25°C		90	120	ns
		DG442, VD = ±10V, Figure 2	TA = +25°C		110	170	
Charge Injection (Note 3)	Q	CL = 1nF, VGEN = 0V, RGEN = 0Ω, Figure 3	TA = +25°C		5	10	pC
Off-Isolation Rejection Ratio (Note 6)	OIRR	RL = 50Ω, CL = 5pF, f = 1MHz, Figure 4	TA = +25°C		60		dB
Crosstalk (Note 7)		RL = 50Ω, CL = 5pF, f = 1MHz, Figure 5	TA = +25°C		-100		dB
Source Off-Capacitance	CS(OFF)	f = 1MHz, Figure 6	TA = +25°C		4		pF
Drain Off-Capacitance	CD(OFF)	f = 1MHz, Figure 6	TA = +25°C		4		pF
Drain On-Capacitance	CD(ON)	f = 1MHz, Figure 6	TA = +25°C		16		pF

Improved, Quad, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Single Supply

($V_+ = 12\text{V}$, $V_- = 0\text{V}$, $\text{GND} = 0\text{V}$, $V_{\text{INH}} = 2.4\text{V}$, $V_{\text{INL}} = 0.8\text{V}$, $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
SWITCH							
Analog Signal Range	VANALOG	(Note 3)		0		12	V
Drain-Source On-Resistance	rDS(ON)	V+ = 10.8V, VD = 3V, 8V, IS = 1.0mA	TA = +25°C	100	160	Ω	
			TA = TMIN to TMAX	200			
SUPPLY							
Power-Supply Range	V+			10		30	V
Positive Supply Current	I+	All channels on or off, VIN = 0V or 5V		15		100	μA
Negative Supply Current	I-	All channels on or off, VIN = 0V or 5V	TA = +25°C	-1	-0.0001	1	μA
			TA = TMIN to TMAX	-5	5		
Ground Current	IGND	All channels on or off, VIN = 0V or 5V		-100	-15		μA
DYNAMIC							
Turn-On Time	tON	VS = 8V, Figure 2	TA = +25°C	300		400	ns
Turn-Off Time	tOFF	VS = 8V, Figure 2	TA = +25°C	60		200	ns
Charge Injection (Note 3)	Q	CL = 1nF, VGEN = 0V	TA = +25°C	5		10	pC

Note 2: Typical values are for **design aid only**, are not guaranteed, and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: Guaranteed by design.

Note 4: On-resistance match between channels and flatness is guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analogue range.




Note 5: Leakage parameters $I_{\text{S(OFF)}}$, $I_{\text{D(OFF)}}$, and $I_{\text{D(ON)}}$ are 100% tested at the maximum rated hot temperature and guaranteed by correlation at $+25^\circ\text{C}$.

Note 6: Off-Isolation Rejection Ratio = $20\log(V_D/V_S)$, V_D = output, V_S = input to off switch.

Note 7: Between any two switches.

Typical Operating Characteristics









($T_A = +25^\circ\text{C}$, unless otherwise noted.)



Improved, Quad, SPST Analog Switches

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)



Improved, Quad, SPST Analog Switches

Pin Description

PIN	NAME	FUNCTION
1, 16, 9, 8	IN1-IN4	Input
2, 15, 10, 7	D1-D4	Drain Output
3, 14, 11, 6	S1-S4	Source Output
4	V-	Negative Supply Voltage Input
5	GND	Ground
12	N.C.	Not Internally Connected
13	V+	Positive Supply Voltage Input. Connected to substrate.

Applications Information

Operation with Supply Voltages Other Than $\pm 15V$

Using supply voltages other than $\pm 15V$ reduces the analog signal range. The DG441/DG442 switches operate with $\pm 4.5V$ to $\pm 20V$ bipolar supplies or with a $+10V$ to $+30V$ single supply; connect V- to 0V when operating with a single supply. Also, all device types can operate with unbalanced supplies such as $+24V$ and $-5V$. The *Typical Operating Characteristics* graphs show typical on-resistance with $\pm 20V$, $\pm 15V$, $\pm 10V$, and $\pm 5V$ supplies. (Switching times increase by a factor of two or more for operation at $\pm 5V$.)

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, followed by V- and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding external diodes reduces the analog-signal range to 1V below V+ and 1V above V-, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference between V+ and V- should not exceed $+44V$.




Figure 1. Overvoltage Protection Using External Blocking Diodes

Improved, Quad, SPST Analog Switches

Timing Diagrams/Test Circuits

DG441/DG442




Figure 2. Switching Time




Figure 3. Charge Injection




Figure 4. Off-Isolation Rejection Ratio




Figure 5. Crosstalk (repeat for channels 3 and 4)

Improved, Quad, SPST Analog Switches

Timing Diagrams/ Test Circuits (continued)





Figure 6. Source/Drain-On/Off Capacitance

Chip Topography



_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
DG442CJ	0°C to +70°C	16 Plastic DIP
DG442CY	0°C to +70°C	16 Narrow SO
DG442C/D	0°C to +70°C	Dice*
DG442DJ	-40°C to +85°C	16 Plastic DIP
DG442DY	-40°C to +85°C	16 Narrow SO
DG442DK	-40°C to +85°C	16 CERDIP
DG442AK	-55°C to +125°C	16 CERDIP**

*Contact factory for dice specifications.

**Contact factory for availability and processing to MIL-STD-883B.

TRANSISTOR COUNT: 126

SUBSTRATE CONNECTED TO V+

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.