

捷多邦,专业PCB打样工厂,24小时加急出货

DG641/642/643

Vishay Siliconix

Low On-Resistance Wideband/Video Switches

FEATURES

VISHAY

- Wide Bandwidth: 500 MHz
- Low Crosstalk at 5 MHz: -85 dB •
- Low $r_{DS(on)}$: 5 Ω , DG642 •
- TTL Logic Compatible •
- Fast Switching: ton 50 ns •
- Single Supply Compatibility •
- High Current: 100 mA, DG642

BENEFITS

- **High Precision** •
- Improved Frequency Response •
- Low Insertion Loss •
- Improved System Performance .
- **Reduced Board Space** .
- Low Power Consumption

APPLICATIONS


- RF and Video Switching
- **RGB** Switching
- Video Routing
- Cellular Communications •
- ATE
- Radar/FLIR Systems
- Satellite Receivers
- Programmable Filters

DESCRIPTION

The DG641/642/643 are high performance monolithic video switches designed for switching wide bandwidth analog and digital signals. DG641 is a guad SPST, DG642 is a single SPDT, and DG643 is a dual SPDT function. These devices have exceptionally low on-resistances (5 Ω typ—DG642), low capacitance and high current handling capability.

To achieve TTL compatibility, low channel capacitances and fast switching times, the DG641/642/643 are built on the Vishay Siliconix proprietary D/CMOS process. Each switch conducts equally well in both directions when on, and blocks up to 14 V_{p-p} when off. An epitaxial layer prevents latchup.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Logic "0" \leq 0.8 V Logic "1" \ge 2.4 V Logic "0" \leq 0.8 V Logic "1" ≥ 2.4 V

70058

Logic "0" \leq 0.8 V Logic "1" \geq 2.4 V

 IN_2

 D_2

GND

S₂

V+

 S_3

GND

 D_3

16

15

14

13

12

11

10

9

SW₃, SW₄

ON

OFF



Vishay Siliconix

ORDERING INFORMATION					
Temp Range	Package	Part Number			
DG641					
−40 to 85°C	16-Pin Plastic DIP	DG641DJ			
	16-Pin Narrow SOIC	DG641DY			
DG642					
–40 to 85°C	8-Pin Plastic DIP	DG642DJ			
	8-Pin Narrow SOIC	DG642DY			
DG643					
–40 to 85°C	16-Pin Plastic DIP	DG643DJ			
	16-Pin Narrow SOIC	DG643DY			

ABSOLUTE MAXIMUM RATINGS


V+ to V	–0.3 V to 21 V
V+ to GND	\ldots
V- to GND	\ldots -19 V to +0.3 V
Digital Inputs	(V–) –0.3 V to (V+) +0.3 V
	or 20 mA, whichever occurs first
V _S , V _D	(V–) –0.3 V to (V–) +14 V
	or 20 mA, whichever occurs first
Continuous Current (Any Te	rminal Except S or D) 20 mA
Continuous Current S or D:	DG641/643 75 mA
	DG642 100 mA
Current, S or D (Pulsed 1 m	s, 10% duty cycle max)
	DG641/643 200 mA
	DG642 300 mA

Storage Temperature
Power Dissipation (Package) ^b
8-Pin Plastic DIP and Narrow SOIC ^c
16-Pin Plastic DIP ^d
16-Pin Narrow SOIC ^e 600 mW

Notes:

- Signals on S_X , D_X , or IN_X exceeding V+ or V– will be clamped by internal diodes. Limit forward diode current to maximum current ratings. All leads welded or soldered to PC Board. Derate 7.6 mW/°C above 75°C Derate 6 mW/°C cabove 75°C a.
- b.
- c. d.
- e. Derate 80 mW/°C above 75°C

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)





DG641/642/643 Vishay Siliconix

Parameter		Test Conditions Unless Otherwise Specified V+ = 15 V, V- = -3 V $V_{INH} = 2.4 V, V_{INL} = 0.8 V^{e}$		Limits -40 to 85°C			
	Symbol		Temp ^a	Min ^b	Турс	Max ^b	Unit
Analog Switch							
Analog Signal Bangadd	N	V-=-5 V, V+=12 V	Full	-5		8	v
Analog Signal Range ^{dd}	V _{ANALOG}	V- = GND, V+ = 12 V	Full	0		8	v
Drain-Source On-Resistance	r _{DS(on)}	I _S = –10 mA, V _D = 0 V	Room Full		8	15 20	Ω
r _{DS(on)} Match	$\Delta r_{DS(on)}$		Room		1	2	
Source Off Leakage Current	I _{S(off)}	$V_{S} = 0 V, V_{D} = 10 V$	Room Full	-10 -100	-0.02	10 100	nA
Drain Off Leakage Current	I _{D(off)}	$V_{S} = 10 \text{ V}, V_{D} = 0 \text{V}$	Room Full	-10 -100	-0.02	10 100	
Channel On Leakage Current	I _{D(on)}	$V_{\rm S} = V_{\rm D} = 0 \ V$	Room Full	-10 -100	-0.1	10 100	
Digital Control			•			•	•
Input Voltage High	V _{INH}		Full	2.4			V
Input Voltage Low	V _{INL}		Full			0.8	
Input Current	I _{IN}	V _{IN} = GND or V+	Room Full	-1 -20	0.05	1 20	μΑ
Dynamic Characteristics							
On State Input Capacitance ^d	C _{S(on)}	$V_{S} = V_{D} = 0 V$	Room		10	20	
Off State Input Capacitanced	C _{S(off)}	$V_{S} = 0 V$	Room		4	12	pF
Off State Output Capacitanced	C _{D(off)}	$V_D = 0 V$	Room		4	12	
Bandwidth	BW	$R_L = 50 \Omega$, See Figure 6	Room		500		MHz
Turn On Time	t _{ON}	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}, \text{ See Figure } 2$	Room Full		50	70 140	ns
Turn Off Time	t _{OFF}		Room Full		28	50 85	113
Charge Injection	Q	C_L = 1000 pF, V_D = 0 V, See Figure 3	Room		-19		рС
Off Isolation	OIRR	R_{IN} = 75 Ω , R_L = 75 Ω , f = 5 MHz See Figure 4	Room		-60		dB
All Hostile Crosstalk	X _{TALK(AH)}	R_{IN} = 10 Ω , R_L = 75 Ω , f = 5 MHz See Figure 5			-87		
Power Supplies			-		-	-	
Positive Supply Current	l+	$V_{IN} = 0 \vee \text{or } V_{IN} = 5 \vee$	Room Full		3.5	6 9	
Negative Supply Current	I–		Room Full	6 9	-3		mA

Notes:

d.

e.

a.

b.

tes: Room = 25°C, Full = as determined by the operating temperature suffix. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Guaranteed by design, not subject to production test. V_{IN} = input voltage to perform proper function. c.

Vishay Siliconix



Parameter	T	Test Conditions Unless Otherwise Specified V+=15 V, V-=-3 V $V_{INH}=2.4 V, V_{INL}=0.8 V^{e}$		Limits -40 to 85°C			
	Symbol		Temp ^a	Min ^b	Турс	Max ^b	Unit
Analog Switch							
Analog Signal Range ^d	N/	V-=-5 V, V+=12 V	Full	-5		8	v
Analog Signal Ranges	V _{ANALOG}	V– = GND, V+ = 12 V	Full	0		8	v
Drain-Source On-Resistance	r _{DS(on)}	I _S = -10 mA, V _D = 0 V	Room Full		5	8 9	Ω
r _{DS(on)} Match	$\Delta r_{DS(on)}$		Room		0.5	1	
Source Off Leakage Current	I _{S(off)}	$V_{S} = 0 V, V_{D} = 10 V$	Room Full	-10 -200	-0.04	10 200	nA
Drain Off Leakage Current	I _{D(off)}	$V_{S} = 10 V, V_{D} = 0V$	Room Full	-10 -200	-0.04	10 200	
Channel On Leakage Current	I _{D(on)}	$V_{S} = V_{D} = 0 V$	Room Full	-10 -200	-0.2	10 200	
Digital Control					•	•	8
Input Voltage High	V _{INH}		Full	2.4			
Input Voltage Low	V _{INL}		Full			0.8	V
Input Current	I _{IN}	$V_{IN} = GND \text{ or } V+$	Room Full	-1 -20	0.05	1 20	μΑ
Dynamic Characteristics							
On State Input Capacitanced	C _{S(on)}	$V_{S} = V_{D} = 0 V$	Room		19	40	
Off State Input Capacitance ^d	C _{S(off)}	V _S = 0 V	Room		8	20	pF
Off State Output Capacitanced	C _{D(off)}	$V_D = 0 V$	Room		8	20	1
Bandwidth	BW	$R_L = 50 \Omega$, See Figure 6	Room		500		MHz
Turn On Time	t _{ON}	$R_L = 1 k\Omega$, $C_L = 35 pF$, See Figure 2	Room Full		60	100 160	ns
Turn Off Time	toff	$R_L = 1 R_{S2}, G_L = 35 \text{ pr}, \text{ See Figure 2}$	Room Full		40	60 100	113
Charge Injection	Q	C_L = 1000 pF, V_D = 0 V, See Figure 3	Room		-40		рС
Off Isolation		R_{IN} = 75 Ω , R_L = 75 Ω , f = 5 MHz See Figure 4	Room		-63		dB
All Hostile Crosstalk	X _{TALK(AH)}	$R_{IN} = 10 \Omega$, $R_L = 75 \Omega$, $f = 5 MHz$ See Figure 5	Room		-85		uв
Power Supplies			•				
Positive Supply Current	l+	$V_{IN} = 0 V \text{ or } V_{IN} = 5 V$	Room Full		3.5	6 9	A
Negative Supply Current	I–		Room Full	6 9	-3		mA

Notes:

a.


tes: Room = 25°C, Full = as determined by the operating temperature suffix. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Guaranteed by design, not subject to production test. V_{IN} = input voltage to perform proper function. b.

c. d. e.




DG641/642/643 Vishay Siliconix


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)




 $(V_{D}) - (V-)$



DG642 r_{DS(on)} vs. Drain Voltage




Off Isolation





Vishay Siliconix




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)















DG641/642/643 Vishay Siliconix


TEST CIRCUITS























Vishay Siliconix

TEST CIRCUITS




FIGURE 5. All Hostile Crosstalk - XTALK(AH)




FIGURE 6. Bandwidth

APPLICATIONS

Device Description

The DG641/642/643 switches offer true bidirectional switching of high frequency analog or digital signals with minimum signal crosstalk, low insertion loss, and negligible non-linearity distortion and group delay.

Built on the Siliconix D/CMOS process, these switches provide excellent off-isolation with a bandwidth of around 500 MHz. The silicon-gate D/CMOS processing also yields fast switching speeds.

An on-chip regulator circuit maintains TTL input compatibility over the whole operating supply voltage range shown, easing control logic interfacing. Circuit layout is facilitated by the interchangeability of source and drain terminals.

Frequency Response

A single switch on-channel exhibits both resistance $[r_{DS(on)}]$ and capacitance $[C_{S(on)}]$. This RC combination has an attenuation effect on the analog signal – which is frequency dependent (like an RC low-pass filter). The –3 dB bandwidth of the DG641/642/643 is typically 500 MHz (into 50 Ω).

VISHA



APPLICATIONS

Power Supplies

Power supply flexibility is a useful feature of the DG641/642/643 series. It can be operated from a single positive supply (V+) if required (V- connected to ground).

Note that the analog signal must not exceed V– by more than -0.3 V to prevent forward biasing the substrate p-n junction. The use of a V– supply has a number of advantages:

- 1. It allows flexibility in analog signal handling, i.e., with V- = -5 V and V+ = 12 V; up to ± 5 -V ac signals can be controlled.
- 2. The value of on capacitance $[C_{S(on)}]$ may be reduced. A property known as 'the body-effect' on the DMOS switch devices causes various parametric effects to occur. One of these effects is the reduction in $C_{S(on)}$ for an increasing V body-source. Note however that to increase V-normally requires V+ to be reduced (since V+ to V-=21 V max.). A reduction in V+ causes an increase in $r_{DS(on)}$, hence a compromise has to be achieved. It is also useful to note that tests indicate that optimum video linearity performance (e.g., differential phase and gain) occurs when V- is around -3 V.
- 3. V- eliminates the need to bias the analog signal using potential dividers and large coupling capacitors.


Decoupling


It is an established rf design practice to incorporate sufficient bypass capacitors in the circuit to decouple the power supplies to all active devices in the circuit. The dynamic performance of the DG641/642/643 series is adversely affected by poor decoupling of power supply pins. Also, of even more significance, since the substrate of the device is connected to the negative supply, adequate decoupling of this pin is essential. Suitable decoupling capacitors are 1- to $10-\mu F$ tantalum bead, plus 10- to 100-nF ceramic or polyester.

Rules:

- Decoupling capacitors should be incorporated on all power supply pins (V+, V–). (See Figure 7).
- 2. They should be mounted as close as possible to the device pins.
- 3. Capacitors should be of a suitable type with good high frequency characteristics tantalum bead and/or ceramic disc types are adequate.

DG641/642/643 Vishay Siliconix





Board Layout

PCB layout rules for good high frequency performance must also be observed to achieve the performance boasted by these analog switches. Some tips for minimizing stray effects are:

- 1. Use extensive ground planes on double sided PCB, separating adjacent signal paths. Multilayer PCB is even better.
- 2. Keep signal paths as short as practically possible, with all channel paths of near equal length.
- 3. Careful arrangement of ground connections is also very important. Star connected system grounds eliminate signal current, flowing through ground path parasitic resistance, from coupling between channels.


Figure 8 shows a 4-channel video multiplexer using a DG641.

In Figure 9, two coax cables terminated on 75 Ω bring two video signals to the DG642 switch. The two drains tied together lower the on-state capacitance. An Si582 video amplifier drives a double terminated 75- Ω cable. The double terminated coax cable eliminates line reflections.

```
Document Number: 70058
```

Vishay Siliconix

APPLICATIONS








FIGURE 9. 2-Channel Video Selector Using the DG642




FIGURE 10. Active Low Pass Filter with Selectable Inputs and Break Frequencies

