# Low-Voltage Single SPDT Analog Switch 

## FEATURES

- Low Voltage Operation (+2.7 to +5 V )
- Low On-Resistance - rod ${ }_{\text {DS }}$ ): $20 \Omega$
- Fast Switching - $\mathrm{t}_{\mathrm{ON}}$ : $35 \mathrm{~ns}, \mathrm{t}_{\mathrm{OFF}}: 20 \mathrm{~ns}$
- Low Leakage - ICOM(on): 200-pA max
- Low Charge Injection - $\mathrm{Q}_{\mathrm{INJ}}: 1 \mathrm{pC}$
- Low Power Consumption
- TTL/CMOS Compatible
- ESD Protection > 2000 V (Method 3015.7)
- Available in TSOP-6 and SOIC-8
- Lead (Pb)-Free Version is RoHS Compliant



## Available

## BENEFITS

- Reduced Power Consumption
- Simple Logic Interface
- High Accuracy
- Reduce Board Space (TSOP-6)


## APPLICATIONS

- Battery Operated Systems
- Portable Test Equipment
- Sample and Hold Circuits
- Cellular Phones
- Communication Systems
- Military Radio
- PBX, PABX Guidance and Control Systems


## DESCRIPTION

The DG9431 is a single-pole/double-throw monolithic CMOS analog device designed for high performance switching of analog signals. Combining low power, high speed (ton: 35 ns , $t_{\text {OFF: }}: 20 \mathrm{~ns}$ ), low on-resistance ( $\mathrm{r}_{\mathrm{DS}(\mathrm{on})}: 20 \Omega$ ) and small physical size (TSOP-6), the DG9431 is ideal for portable and battery powered applications requiring high performance and efficient use of board space.

The DG9431 is built on Vishay Siliconix's low voltage BCD-15 process. Minimum ESD protection, per Method 3015.7, is 2000 V. An epitaxial layer prevents latchup. Break-before -make is guaranteed for DG9431.

Each switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with the lead (Pb)-free device terminations. For analog switching products manufactured with $100 \%$ matte tin device terminations, the lead ( Pb )-free "-E3" suffix is being used as a designator.

## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



| TRUTH TABLE |  |  |
| :---: | :---: | :---: |
| Logic | NC | NO |
| 0 | ON | OFF |
| 1 | OFF | ON |

Logic "0" $\leq 0.8 \mathrm{~V}$
Logic " 1 " $\geq 2.4 \mathrm{~V}$

| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Temp Range | Package | Part Number |
| -40 to $85^{\circ} \mathrm{C}$ | TSOP-6 | DG9431DV-T1 <br> DG9431DV-T1-E3 (Lead (Pb)-Free) |
|  | SOIC-8 | DG9431DY-T1 <br> DG9431DY-T1-E3 (Lead (Pb)-Free) |

## Vishay Siliconix

## ABSOLUTE MAXIMUM RATINGS

| Reference to GND |  |
| :---: | :---: |
| V+ | -0.3 to +13 V |
| IN, COM, NC, $\mathrm{NO}^{\text {a }}$ | -0.3 to ( $\mathrm{V}++0.3 \mathrm{~V}$ ) |
| Continuous Current (Any terminal) | .. $\pm 20 \mathrm{~mA}$ |
| Peak Current | $\pm 40 \mathrm{~mA}$ |
| (Pulsed at 1ms, 10\% duty cycle) |  |
| ESD (Method 3015.7) |  |

Storage Temperature (D Suffix)
Power Dissipation (Packages) ${ }^{\text {b }}$
8-Pin Narrow Body SOIC ${ }^{\text {c }}$ $\qquad$ 400 mW

## Notes:

a. Signals on $S_{X}, D_{X}$, or $I N_{X}$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
b. All leads welded or soldered to PC Board.
c. Derate $6.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## SPECIFICATIONS (V+ = $\mathbf{3} \mathbf{V}$ )

| Parameter | Symbol | Test Conditions Otherwise Unless Specified$\mathrm{V}+=3 \mathrm{~V}, \pm 10 \%, \mathrm{~V}_{\mathrm{IN}}=0.8 \text { or } 2.4 \mathrm{Ve}$ | Temp ${ }^{\text {a }}$ | D Suffix <br> -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min ${ }^{\text {c }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {c }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {d }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 |  | 3 | V |
| Drain-Source On-Resistance | ${ }^{\text {r DS }}$ (on) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{~V}+=2.7 \mathrm{~V} \\ \mathrm{I}_{\mathrm{COM}}=5 \mathrm{~mA} \end{gathered}$ | Room Full |  | 30 | $\begin{aligned} & 50 \\ & 80 \end{aligned}$ |  |
| $\mathrm{r}_{\text {DS(on) }}$ Match ${ }^{\text {d }}$ | $\Delta \mathrm{r}_{\text {DS }}(\mathrm{on})$ | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}$ | Room |  | 0.4 | 2 | $\Omega$ |
| $\mathrm{r}_{\text {DS(on) }}$ Flatness $^{\text {f }}$ | ros(on) <br> Flatness | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1$ and 2 V | Room |  | 4 | 8 |  |
| NO or NC Off Leakage Current ${ }^{9}$ | $\mathrm{I}_{\mathrm{NO} / \mathrm{NC} \text { (off) }}$ | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V} / 2 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=2 \mathrm{~V} / 1 \mathrm{~V}$ | Room Full | $\begin{gathered} -100 \\ -5000 \end{gathered}$ | 5 | $\begin{gathered} 100 \\ 5000 \end{gathered}$ |  |
| COM Off Leakage Current ${ }^{9}$ | ICOM(off) | $\mathrm{V}_{\mathrm{COM}}=1 \mathrm{~V} / 2 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=2 \mathrm{~V} / 1 \mathrm{~V}$ | Room Full | $\begin{gathered} -100 \\ -5000 \end{gathered}$ | 5 | $\begin{gathered} 100 \\ 5000 \end{gathered}$ | pA |
| Channel-On Leakage Current ${ }^{9}$ | ICOM(on) | $\mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V} / 2 \mathrm{~V}$ | Room Full | $\begin{gathered} \hline-200 \\ -10000 \end{gathered}$ | 10 | $\begin{gathered} 200 \\ 10000 \end{gathered}$ |  |
| Digital Control |  |  |  |  |  |  |  |
| Input Current | $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ |  | Full |  | 1 |  | $\mu \mathrm{A}$ |
| Dynamic Characteristics |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}$ | Room Full |  | 50 | $\begin{aligned} & 120 \\ & 200 \end{aligned}$ | ns |
| Turn-Off Time | toff |  | Room Full |  | 20 | $\begin{gathered} \hline 50 \\ 120 \end{gathered}$ |  |
| Break-Before-Make Time | $t_{d}$ |  | Room | 3 | 20 |  |  |
| Charge Injection | QINJ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{Vgen}=0 \mathrm{~V}$, Rgen $=0 \Omega$ | Room |  | 1 | 5 | pC |
| Off-Isolation | OIRR | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | Room |  | -74 |  | dB |
| Source-Off Capacitance | $\mathrm{C}_{\text {S(off) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | Room |  | 7 |  | pF |
| Channel-On Capacitance | $\mathrm{C}_{\mathrm{D} \text { (on) }}$ |  | Room |  | 32 |  |  |
| Power Supply |  |  |  |  |  |  |  |
| Power Supply Range | V+ |  |  | 2.7 |  | 12 | V |
| Power Supply Current | $1+$ | $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0$ or 3.3 V |  |  |  | 1 | $\mu \mathrm{A}$ |

Notes:
a. Room $=25^{\circ} \mathrm{C}$, Full $=$ as determined by the operating suffix.
b. Typical values are for design aid only, not guaranteed nor subject to production testing.
c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
d. Guarantee by design, nor subjected to production test.
e. $\quad \mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.
f. Difference of $\min$ and $\max$ values.
g. Guaranteed by 5-V leakage testing, not production tested.

| Parameter | Symbol | Test Conditions Otherwise Unless Specified$\mathrm{V}+=5 \mathrm{~V}, \pm 10 \%, \mathrm{~V}_{\mathrm{IN}}=0.8 \text { or } 2.4 \mathrm{Ve}^{\mathrm{e}}$ | Temp ${ }^{\text {a }}$ | D Suffix <br> -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min ${ }^{\text {c }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {c }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {d }}$ | $\mathrm{V}_{\text {Analog }}$ |  | Full | 0 |  | 5 | v |
| Drain-Source On-Resistance | ${ }^{\text {rDS }}$ (on) | $\begin{gathered} \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3.5 \mathrm{~V}, \mathrm{~V}+=4.5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{COM}}=5 \mathrm{~mA} \end{gathered}$ | Room Full |  | 20 | $\begin{aligned} & \hline 30 \\ & 50 \end{aligned}$ |  |
| $\mathrm{r}_{\text {DS(on) }}$ Match ${ }^{\text {d }}$ | $\Delta \mathrm{r}_{\text {DS }}($ on) | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}$ | Room |  | 0.4 | 2 | $\Omega$ |
| $\mathrm{r}_{\text {DS(on) }}$ Flatness ${ }^{\text {f }}$ | ${ }^{r_{D S}(o n)}$ Flatness | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1,2$, and 3 V | Room |  | 2 | 6 |  |
| NO or NC Off Leakage Current | $\mathrm{I}_{\mathrm{NO} / \mathrm{NC}(\text { (ff) }}$ | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V} / 4 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4 \mathrm{~V} / 1 \mathrm{~V}$ | Room Full | $\begin{gathered} \hline-100 \\ -5000 \end{gathered}$ | 10 | $\begin{gathered} 100 \\ 5000 \end{gathered}$ |  |
| COM Off Leakage Current | $\mathrm{I}^{\text {Com(off) }}$ | $\mathrm{V}_{\mathrm{COM}}=1 \mathrm{~V} / 4 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=4 \mathrm{~V} / 1 \mathrm{~V}$ | Room Full | $\begin{gathered} \hline-100 \\ -5000 \end{gathered}$ | 10 | $\begin{gathered} 100 \\ 5000 \end{gathered}$ | pA |
| Channel-On Leakage Current | $\mathrm{I}_{\text {com(on) }}$ | $\mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V} / 4 \mathrm{~V}$ | Room | $\begin{gathered} \hline-200 \\ -10000 \end{gathered}$ |  | $\begin{gathered} 200 \\ 10000 \end{gathered}$ |  |
| Digital Control |  |  |  |  |  |  |  |
| Input Current | $\mathrm{I}_{\text {INL }}$ or $\mathrm{l}_{\text {INH }}$ |  | Full |  | 1 |  | $\mu \mathrm{A}$ |
| Dynamic Characteristics |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=3.0 \mathrm{~V}$ | Room Full |  | 35 | $\begin{gathered} 75 \\ 150 \end{gathered}$ | ns |
| Turn-Off Time | toff |  | Room Full |  | 20 | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  |
| Break-Before-Make Time | $\mathrm{t}_{\mathrm{d}}$ |  | Room | 3 | 10 |  |  |
| Charge Injection | QinJ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\text {gen }}=0 \mathrm{~V}, \mathrm{R}_{\text {gen }}=0 \Omega$ | Room |  | 2 | 5 | pC |
| Off-Isolation | OIRR | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | Room |  | -74 |  | dB |
| NC and NO Capacitance | $\mathrm{C}_{\text {(off) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | Room |  | -7 |  | pF |
| Channel-On Capacitance | $\mathrm{C}_{\mathrm{D} \text { (on) }}$ |  | Room |  | 32 |  |  |
| Power Supply |  |  |  |  |  |  |  |
| Power Supply Range | V+ | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0$ or 5.5 V |  | 2.7 |  | 12 | V |
| Power Supply Current | ${ }^{+}$ |  |  |  |  | 1 | $\mu \mathrm{A}$ |

## Notes:

a. Room $=25^{\circ} \mathrm{C}$, Full $=$ as determined by the operating suffix.
b. Typical values are for design aid only, not guaranteed nor subject to production testing
c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
d. Guarantee by design, nor subjected to production test.
e. $\quad \mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.
f. Difference of min and max values.

TYPICAL CHARACTERISTICS ( $25^{\circ} \mathrm{C}$ UNLESS NOTED)







TYPICAL CHARACTERISTICS ( $25^{\circ} \mathrm{C}$ UNLESS NOTED)





## TEST CIRCUITS



Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense

FIGURE 1. Switching Time


FIGURE 2. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

FIGURE 3. Charge Injection


FIGURE 4. Off-Isolation


FIGURE 5. Channel Off/On Capacitance

## Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

