查询74LV161284DGGRE4供应商

捷多邦,专业PCB打样工厂,24小时加急**SN7**4LV161284 19-BIT BUS INTERFACE

SCLS426C - OCTOBER 1998 - REVISED NOVEMBER 2002

4.5-V to 5.5-V V_{CC} Operation

 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors

- Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB
 Layout
- Latch-Up Performance Exceeds 250 mA Per JEDEC 17
- ESD Protection Exceeds JESD 22
 - 4000-V Human-Body Model (A114-A)
 - 300-V Machine Model (A115-A)
 - 2000-V Charged-Device Model (C101)

description/ordering information

The SN74LV161284 is designed for 4.5-V to 5.5-V V_{CC} operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LV161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

HD 1 48 DIR A9 2 47 Y9 A10 3 46 Y10 A11 4 45 Y11 A12 5 44 Y12 A13 6 43 Y13 V _{CC} 7 42 V _{CC} CABLE A1 8 41 B1 A2 9 40 B2 GND 10 39 GND A3 11 38 B3 A4 12 37 B4 A5 13 36 B5 A6 14 35 B6 GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17 HOST LOGIC OUT 24 25 HOST LOGIC IN	DGG OR DL PACKAGE (TOP VIEW)							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	\Box						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	нd L	1	48	DIR				
Alto 13 46 2 Y10 A11 4 45 Y11 A12 5 44 Y12 A13 6 43 Y13 V _{CC} 7 42 V _{CC} CABLE A1 8 41 B1 A2 9 40 B2 GND 10 39 GND A3 11 38 B3 A4 12 37 B4 A5 13 36 B5 A6 14 35 B6 GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	A9	2		Y9				
A12 5 44 Y12 A13 6 43 Y13 V _{CC} 7 42 V _{CC} CABLE A1 8 41 B1 A2 9 40 B2 GND 10 39 GND A3 11 38 B3 A4 12 37 B4 A5 13 36 B5 A6 14 35 B6 GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} ABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	A10	3	46	Y 10				
	A11	4	45] Y11				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A12	5	44] Y12				
A1 8 41 B1 A2 9 40 B2 GND 10 39 GND A3 11 38 B3 A4 12 37 B4 A5 13 36 B5 A6 14 35 B6 GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	A13	6	43] Y13				
A1 8 41 B1 A2 9 40 B2 GND 10 39 GND A3 11 38 B3 A4 12 37 B4 A5 13 36 B5 A6 14 35 B6 GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	V _{CC} [7	42	V _{CC} CABLE				
GND 10 39 GND A3 11 38 B3 A4 12 37 B4 A5 13 36 B5 A6 14 35 B6 GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A2 🛛	9	40] в2				
	GND	10	39	GND				
A5 13 36 B5 A6 14 35 B6 GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	AЗ	11	38	В3				
GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	A4 🛛	12	37	В4				
GND 15 34 GND A7 16 33 B7 A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	A5 🛛	13	36	B5				
A7 [16 33] B7 A8 17 32] B8 V _{CC} [18 31] V _{CC} CABLE PERI LOGIC IN [19 30] PERI LOGIC OUT A14 20 29] C14 A15 21 28] C15 A16 22 27] C16 A17 23 26] C17	A6	14	35	B6				
A8 17 32 B8 V _{CC} 18 31 V _{CC} CABLE PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	GND	15	34	GND				
V _{CC} [18 31] V _{CC} CABLE PERI LOGIC IN [19 30] PERI LOGIC OUT A14 [20 29] C14 A15 [21 28] C15 A16 [22 27] C16 A17 [23 26] C17	A7 [16	33] B7				
PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	A8 🗌	17	32] в8				
PERI LOGIC IN 19 30 PERI LOGIC OUT A14 20 29 C14 A15 21 28 C15 A16 22 27 C16 A17 23 26 C17	V _{CC}	18	31	V _{CC} CABLE				
A15 21 28 C15 A16 22 27 C16 A17 23 26 C17 5								
A16 22 27 C16 A17 23 26 C17 5	A14 🛛	20	29	C14				
A17 23 26 C17	A15	21	28	C15				
	A16	22	27	C16				
	A17 🛛	23	26	C17				
	HOST LOGIC OUT	24	25	HOST LOGIC IN				

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the B, Y, and PERI LOGIC OUT outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a 1.4-k Ω integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_{CC} CABLE. If V_{CC} CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. V_{CC} is designed for 4.5-V to 5.5-V operation. V_{CC} CABLE supplies the output buffers of the cable side only and is designed for 4.5-V to 5.5-V operation.

TA	PACKAGE	±†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
W ZZ	SSOP – DL	Tube	SN74LV161284DL	LV161284
-40°C to 85°C	550P - DL	Tape and reel	SN74LV161284DLR	LV 101204
	TSSOP – DGG	Tape and reel	SN74LV161284DGGR	LV161284

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS426C - OCTOBER 1998 - REVISED NOVEMBER 2002

	FUNCTION TABLE								
INPUTS		OUTPUT	MODE						
DIR	HD	001901	MODE						
<u> </u>		Open drain	A9–A13 to Y9–Y13 and PERI LOGIC IN to PERI LOGIC OUT						
	L L Toter		B1–B8 to A1–A8 and C14–C17 to A14–A17						
L	Н	Totem pole	B1–B8 to A1–A8, A9–A13 to Y9–Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14–C17 to A14–A17						
н	-	Open drain	A1–A8 to B1–B8, A9–A13 to Y9–Y13, and PERI LOGIC IN to PERI LOGIC OUT						
	L	Totem pole	C14–C17 to A14–A17						
н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT						

logic diagram (positive logic)



NOTES: A. The PMOS prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. B. The PMOS prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. The PMOS is turned off when the associated driver is in the low state.



SCLS426C - OCTOBER 1998 - REVISED NOVEMBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range: V _{CC} CABLE
Input and output voltage range, V_1 and V_0 : Cable side (see Notes 1 and 2)
Peripheral side (see Note 1) -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) ±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) ±50 mA
Continuous output current, I_{O} (V _O = 0 to V _{CC}) ±50 mA
Continuous current through each V _{CC} or GND ±200 mA
Output high sink current, I_{SK} (V _O = 5.5 V and V _{CC} CABLE = 5.5 V)
Package thermal impedance, θ _{JA} (see Note 3): DGG package
DL package
Storage temperature range, T _{stg}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is more negative than -0.5 V.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

			MIN	MAX	UNIT	
V _{CC} CABLE	Supply voltage for the cable side, V_{CC}	$CABLE \ge V_{CC}$	4.5	5.5	V	
VCC	Supply voltage		4.5	5.5	V	
		A, DIR, HD, and PERI LOGIC IN	$V_{CC} \times 0.7$			
Maria		В	2		M	
VIH	High-level input voltage	C14–C17	2.3		V	
		HOST LOGIC IN	2.6			
		A, DIR, HD, and PERI LOGIC IN		$V_{CC} \times 0.3$		
N		В		0.8	v	
VIL	Low-level input voltage	C14–C17		0.8	V	
		HOST LOGIC IN		1.6]	
		Peripheral side	0	V _{CC}		
VI	Input voltage	Cable side	0	5.5		
VO	Open-drain output voltage	B, Y, and PERI LOGIC OUT (HD low)	0	5.5	V	
		B and Y outputs (HD high)		-14		
ЮН	High-level output current	A outputs and HOST LOGIC OUT		-8	mA	
		PERI LOGIC OUT		-0.5		
I _{OL}		B and Y outputs		14		
	Low-level output current	A outputs and HOST LOGIC OUT			mA	
	PERI LOGIC OUT			84		
T _A	Operating free-air temperature	•	-40	85	°C	

recommended operating conditions (see Note 4)

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS426C - OCTOBER 1998 - REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} CABLE = V_{CC} (unless otherwise noted)

PARAMETER		TEST CONDITIONS	Vcc	MIN	TYP†	MAX	UNIT
		V _{thH} – V _{thL} for all inputs except the C inputs and HOST LOGIC IN	4.5 V to 5.5 V	0.4			
ΔV_t	Input hysteresis	$V_{thH} - V_{thL}$ for the HOST LOGIC IN	5 V	0.3			V
		$V_{thH} - V_{thL}$ for the C inputs	5 V	0.8			
VIK	Input clamp diode voltage	I _I = -18 mA	3 V			-1.2	V
	B and Y outputs	$I_{OH} = -14 \text{ mA} (\text{HD high})$		3.73			
Val	A outputs and HOST LOGIC OUT	I _{OH} = –8 mA (HD high)	4.5 V	3.8			v
VOH	A bulputs and HOST LOGIC OUT	I _{OH} = -50 μA		4.4			v
	PERI LOGIC OUT	I _{OH} = -0.5 mA	4.5 V	4.45			
	B and Y outputs	I _{OL} = 14 mA				0.77	
Val		I _{OL} = 50 μA	4.5 V			0.1	v
VOL	A outputs and HOST LOGIC OUT	$I_{OL} = 8 \text{ mA}$	4.5 V			0.44	v
	PERI LOGIC OUT				0.7		
	Cipputa	V _I = V _{CC}	5.5 V			350	μΑ
1.	C inputs	V _I = GND (pullup resistors)	5.5 V			-5	mA
łı	B and C inputs	VI = 5.5 V or GND	0 to 5.5 V	±!		±5	mA
	All inputs except the B or C inputs	V _I = V _{CC} or GND	5.5 V			±1	μΑ
	D outputo	AO = ACC	5.5 V	35		350	μΑ
1	B outputs	V _O = GND (pullup resistors)	5.5 V			-5	mA
IOZ	A1–A8	$V_{O} = V_{CC}$ or GND	5.5 V			±20	μΑ
	Open-drain Y outputs	V _O = GND (pullup resistors)	5.5 V			-5	mA
1	R and V autouta	V _O = 5.5 V	0 to 2 1/			350	μΑ
IOZPU	B and Y outputs	V _O = GND	0 to 2 V			-5	mA
1	R and V autouta	V _O = 5.5 V	2)/ to 0			350	μΑ
IOZPD	B and Y outputs	V _O = GND	2 V to 0			-5	mA
1	Power-down output leakage, Outputs B1 – B8, Y9 – Y13, and PERI LOGIC OUT	V _O = 5.5 V				100	
loff	Power-down input leakage, Inputs C14 – C17 and HOST LOGIC IN	V _I = 5.5 V	0			100	μA
Icc‡		$V_{I} = V_{CC}, \qquad I_{O} = 0$				0.8	m ^
		$V_I = GND (12 \times pullup)$	5.5 V			70	mA
Ci	All inputs	V _I = V _{CC} or GND	5 V		5		pF
Cio	I/O ports	$V_{O} = V_{CC}$ or GND	5 V		9		pF
ZO	Cable side	I _{OH} = -35 mA	5 V		45		Ω
R pullup	Cable side	V _O = 0 V (in Hi Z)	5 V	1.15		1.65	kΩ

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] A maximum current of 170 μ A per pin is added to I_{CC} if the pullup resistor pin is above V_{CC}.



SCLS426C - OCTOBER 1998 - REVISED NOVEMBER 2002

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	ΤΥΡ ΜΑΧ	UNIT
^t PLH	Totem pole	A or B	B or A	2	30	ns
^t PHL	Iotem pole			2	30	115
^t PLH	Totem pole	А	Y	2	30	ns
^t PHL	Totem pole	~	P	2	30	115
^t PLH	Totem pole	С	А	2	30	ns
^t PHL	Totem pole	C	6	2	30	115
^t PLH	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	2	30	ns
^t PHL	Totem pole			2	30	115
^t PLH	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	2	30	ns
^t PHL	Totem pole			2	30	
tslew	Totem pole	Cable-sid	e outputs	0.05	0.95	V/ns
t _{en}	Totem pole	HD	B, Y, and PERI LOGIC OUT	2	25	ns
^t dis	Totem pole	HD	B, Y, and PERI LOGIC OUT	2	25	ns
^t en ^t dis	-				10	ns
ten		DIR	А	2	25	ns
^t dis		2.2	А	2	15	
		DIR	В	2	25	ns
t _r , t _f	Open drain	А	B or Y		30	ns
^t sk(o)		A or B	B or A		1 6	ns


[†] Skew is measured at 1/2 (V_{OH} + V_{OL}) for signals switching in the same direction.

operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER				ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 0,	f = 10 MHz	25	pF



SCLS426C - OCTOBER 1998 - REVISED NOVEMBER 2002



A-TO-B LOAD OR A-TO-Y LOAD (Open Drain)


NOTES: A. CL includes probe and jig capacitance.

- B. Input rise and fall times are 3 ns, 150 ns < pulse duration < 10 μs for both low-to-high and high-to-low transitions. Slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V_{CC} and 50% V_{CC} for the falling edge.
- C. Input rise and fall times are 3 ns. Rise and fall times (open drain) < 120 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SCLS426C - OCTOBER 1998 - REVISED NOVEMBER 2002



NOTES: A. CL includes probe and jig capacitance.

- B. Input rise and fall times are 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. Input rise and fall times are 3 ns, 150 ns < pulse duration < 10 μ s for both low-to-high and high-to-low transitions.
- E. The outputs are measured one at a time with one transition per measurement.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





5-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LV161284DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161284DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161284DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161284DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated