

- **4.5-V to 5.5-V  $V_{CC}$  Operation**
- **1.4-k $\Omega$  Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors**
- **Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC 17**
- **ESD Protection Exceeds JESD 22**
  - 4000-V Human-Body Model (A114-A)
  - 300-V Machine Model (A115-A)
  - 2000-V Charged-Device Model (C101)


**description/ordering information**

The SN74LV161284 is designed for 4.5-V to 5.5-V  $V_{CC}$  operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LV161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the B, Y, and PERI LOGIC OUT outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a 1.4-k $\Omega$  integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above  $V_{CC}$  CABLE. If  $V_{CC}$  CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages.  $V_{CC}$  is designed for 4.5-V to 5.5-V operation.  $V_{CC}$  CABLE supplies the output buffers of the cable side only and is designed for 4.5-V to 5.5-V operation.



**ORDERING INFORMATION**

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SSOP – DL	Tube	SN74LV161284DL	LV161284
		Tape and reel	SN74LV161284DLR	
	TSSOP – DGG	Tape and reel	SN74LV161284DGGR	LV161284

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN74LV161284


## 19-BIT BUS INTERFACE

SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT	MODE
DIR	HD		
L	L	Open drain	A9–A13 to Y9–Y13 and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	B1–B8 to A1–A8 and C14–C17 to A14–A17
L	H	Totem pole	B1–B8 to A1–A8, A9–A13 to Y9–Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14–C17 to A14–A17
H	L	Open drain	A1–A8 to B1–B8, A9–A13 to Y9–Y13, and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	C14–C17 to A14–A17
H	H	Totem pole	A1–A8 to B1–B8, A9–A13 to Y9–Y13, C14–C17 to A14–A17, and PERI LOGIC IN to PERI LOGIC OUT

### logic diagram (positive logic)



- NOTES: A. The PMOS prevents backdriving current from the signal pins to  $V_{CC}$  CABLE when  $V_{CC}$  CABLE is open or at GND.  
 B. The PMOS prevents backdriving current from the signal pins to  $V_{CC}$  CABLE when  $V_{CC}$  CABLE is open or at GND. The PMOS is turned off when the associated driver is in the low state.

# SN74LV161284 19-BIT BUS INTERFACE

SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: $V_{CC}$ CABLE .....	–0.5 V to 7 V
$V_{CC}$ .....	–0.5 V to 7 V
Input and output voltage range, $V_I$ and $V_O$ : Cable side (see Notes 1 and 2) .....	–2 V to 7 V
Peripheral side (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±200 mA
Output high sink current, $I_{SK}$ ( $V_O = 5.5$ V and $V_{CC}$ CABLE = 5.5 V) .....	65 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package .....	70°C/W
DL package .....	63°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is more negative than –0.5 V.  
 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
$V_{CC}$ CABLE	Supply voltage for the cable side, $V_{CC}$ CABLE $\geq V_{CC}$	4.5	5.5	V	
$V_{CC}$	Supply voltage	4.5	5.5	V	
$V_{IH}$	High-level input voltage	A, DIR, HD, and PERI LOGIC IN	$V_{CC} \times 0.7$	V	
		B	2		
		C14–C17	2.3		
		HOST LOGIC IN	2.6		
$V_{IL}$	Low-level input voltage	A, DIR, HD, and PERI LOGIC IN	$V_{CC} \times 0.3$	V	
		B	0.8		
		C14–C17	0.8		
		HOST LOGIC IN	1.6		
$V_I$	Input voltage	Peripheral side	0	$V_{CC}$	V
		Cable side	0	5.5	
$V_O$	Open-drain output voltage	B, Y, and PERI LOGIC OUT (HD low)	0	5.5	V
$I_{OH}$	High-level output current	B and Y outputs (HD high)		–14	mA
		A outputs and HOST LOGIC OUT		–8	
		PERI LOGIC OUT		–0.5	
$I_{OL}$	Low-level output current	B and Y outputs		14	mA
		A outputs and HOST LOGIC OUT		8	
		PERI LOGIC OUT		84	
$T_A$	Operating free-air temperature	–40	85	°C	

NOTE 4: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74LV161284

## 19-BIT BUS INTERFACE

SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

**electrical characteristics over recommended operating free-air temperature range,  $V_{CC\ CABLE} = V_{CC}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	$V_{CC}$	MIN	TYP†	MAX	UNIT
$\Delta V_t$	Input hysteresis	$V_{thH} - V_{thL}$ for all inputs except the C inputs and HOST LOGIC IN	4.5 V to 5.5 V	0.4		V	
		$V_{thH} - V_{thL}$ for the HOST LOGIC IN	5 V	0.3			
		$V_{thH} - V_{thL}$ for the C inputs		0.8			
$V_{IK}$	Input clamp diode voltage	$I_I = -18\text{ mA}$	3 V	-1.2		V	
$V_{OH}$	B and Y outputs	$I_{OH} = -14\text{ mA}$ (HD high)	4.5 V	3.73		V	
	A outputs and HOST LOGIC OUT	$I_{OH} = -8\text{ mA}$ (HD high)		3.8			
		$I_{OH} = -50\text{ }\mu\text{A}$		4.4			
	PERI LOGIC OUT	$I_{OH} = -0.5\text{ mA}$	4.5 V	4.45			
$V_{OL}$	B and Y outputs	$I_{OL} = 14\text{ mA}$	4.5 V	0.77		V	
	A outputs and HOST LOGIC OUT	$I_{OL} = 50\text{ }\mu\text{A}$		0.1			
		$I_{OL} = 8\text{ mA}$		0.44			
	PERI LOGIC OUT	$I_{OL} = 84\text{ mA}$		0.7			
$I_I$	C inputs	$V_I = V_{CC}$	5.5 V	350		$\mu\text{A}$	
		$V_I = \text{GND}$ (pullup resistors)		-5		mA	
	B and C inputs	$V_I = 5.5\text{ V}$ or GND	0 to 5.5 V	$\pm 5$		mA	
	All inputs except the B or C inputs	$V_I = V_{CC}$ or GND	5.5 V	$\pm 1$		$\mu\text{A}$	
$I_{OZ}$	B outputs	$V_O = V_{CC}$	5.5 V	350		$\mu\text{A}$	
		$V_O = \text{GND}$ (pullup resistors)	5.5 V	-5		mA	
	A1–A8	$V_O = V_{CC}$ or GND	5.5 V	$\pm 20$		$\mu\text{A}$	
	Open-drain Y outputs	$V_O = \text{GND}$ (pullup resistors)	5.5 V	-5		mA	
$I_{OZPU}$	B and Y outputs	$V_O = 5.5\text{ V}$	0 to 2 V	350		$\mu\text{A}$	
		$V_O = \text{GND}$		-5		mA	
$I_{OZPD}$	B and Y outputs	$V_O = 5.5\text{ V}$	2 V to 0	350		$\mu\text{A}$	
		$V_O = \text{GND}$		-5		mA	
$I_{off}$	Power-down output leakage, Outputs B1 – B8, Y9 – Y13, and PERI LOGIC OUT	$V_O = 5.5\text{ V}$	0	100		$\mu\text{A}$	
	Power-down input leakage, Inputs C14 – C17 and HOST LOGIC IN	$V_I = 5.5\text{ V}$		100			
$I_{CC}\ddagger$		$V_I = V_{CC}, I_O = 0$	5.5 V	0.8		mA	
		$V_I = \text{GND}$ (12 $\times$ pullup)		70			
$C_i$	All inputs	$V_I = V_{CC}$ or GND	5 V	5		pF	
$C_{io}$	I/O ports	$V_O = V_{CC}$ or GND	5 V	9		pF	
$Z_O$	Cable side	$I_{OH} = -35\text{ mA}$	5 V	45		$\Omega$	
R pullup	Cable side	$V_O = 0\text{ V}$ (in Hi Z)	5 V	1.15	1.65		k $\Omega$

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ A maximum current of 170  $\mu\text{A}$  per pin is added to  $I_{CC}$  if the pullup resistor pin is above  $V_{CC}$ .

# SN74LV161284 19-BIT BUS INTERFACE

SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)**

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Totem pole	A or B	B or A	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	A	Y	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	C	A	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>PLH</sub>	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	2		30	ns
t <sub>PHL</sub>				2		30	
t <sub>slew</sub>	Totem pole	Cable-side outputs		0.05		0.95	V/ns
t <sub>en</sub>	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns
t <sub>dis</sub>	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns
t <sub>en</sub> - t <sub>dis</sub>						10	ns
t <sub>en</sub>		DIR	A	2		25	ns
t <sub>dis</sub>		DIR	A	2		15	ns
			B	2		25	
t <sub>r</sub> , t <sub>f</sub>	Open drain	A	B or Y			30	ns
t <sub>sk(o)</sub>		A or B	B or A		1	6	ns

† Skew is measured at 1/2 (V<sub>OH</sub> + V<sub>OL</sub>) for signals switching in the same direction.



**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER			TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 0, f = 10 MHz	25	pF

# SN74LV161284 19-BIT BUS INTERFACE



SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS MEASURED AT TP1  
PROPAGATION DELAY TIMES (A to B)

### SLEW RATE A-TO-B OR A-TO-Y LOAD (Totem Pole)




VOLTAGE WAVEFORMS MEASURED AT TP1, B SIDE

### A-TO-B LOAD OR A-TO-Y LOAD (Open Drain)

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input rise and fall times are 3 ns,  $150 \text{ ns} < \text{pulse duration} < 10 \mu\text{s}$  for both low-to-high and high-to-low transitions. Slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95%  $V_{CC}$  and 50%  $V_{CC}$  for the falling edge.
  - C. Input rise and fall times are 3 ns. Rise and fall times (open drain)  $< 120 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input rise and fall times are 3 ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. Input rise and fall times are 3 ns,  $150 \text{ ns} < \text{pulse duration} < 10 \mu\text{s}$  for both low-to-high and high-to-low transitions.  
 E. The outputs are measured one at a time with one transition per measurement.  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LV161284DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161284DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161284DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161284DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# MECHANICAL DATA

MSS0001C – JANUARY 1995 – REVISED DECEMBER 2001

**DL (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

48 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MO-118


# MECHANICAL DATA

MTSS003D – JANUARY 1995 – REVISED JANUARY 1998

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold protrusion not to exceed 0,15.
  - Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265