#### 查询74LVTH16652DGGRE4供应商

## 捷多邦,专业SN54栏VTH16652加SN74LVTH16652 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150K - JULY 1994 - REVISED APRIL 1999

-			
•	Members of the Texas Instruments <i>Widebus</i> ™ Family	SN54LVTH16652 SN74LVTH16652DGG	OR DL PACKAGE
•	State-of-the-Art Advanced BiCMOS	(TOP VIE	VV)
	Technology (ABT) Design for 3.3-V		
	Operation and Low Static-Power		
	Dissipation		55 ] 1CLKBA 54 ] 1SBA
•	Support Mixed-Mode Signal Operation		53 GND
-	(5-V Input and Output Voltages With		52 ] 1B1
	3.3-V V <sub>CC</sub> )		51 <b>1</b> 1B2
	Support Unregulated Battery Operation		
•	Down to 2.7 V		49 [] 1B3
•	Typical V <sub>OLP</sub> (Output Ground Bounce)		18   1B4
	$< 0.8 V \text{ at } V_{CC} = 3.3 V, T_A = 25^{\circ}C$	<b>– – – –</b>	17 [] 1B5
	Ioff and Power-Up 3-State Support Hot Insertion		15 B6
-			14 0 1B7
•	Bus Hold on Data Inputs Eliminates the		13 1B8
	Need for External Pullup/Pulldown	2A1 15 4	12 0 2B1
	Resistors	2A2 16 4	41 🛿 2B2
•	Distributed V <sub>CC</sub> and GND Pin Configuration	2A3 🚺 17 🗳	10 2B3
	Minimizes High-Speed Switching Noise	GND [ 18 🛛 3	39 🛾 GND
٠	Flow-Through Architecture Optimizes PCB	2A4 🚺 19 🛛 3	38 🛛 2B4
	Layout	2A5 🛿 20 🛛 3	37 🛿 2B5
•	Latch-Up Performance Exceeds 500 mA Per		36 🛛 2B6
	JESD 17	°° _	35 V <sub>CC</sub>
•	ESD Protection Exceeds 2000 V Per		34 2B7
	MIL-STD-883, Method 3015; Exceeds 200 V		33 2B8
	Using Machine Model (C = 200 pF, R = 0)		32 GND
•	Package Options Include Plastic Shrink		31 2SBA
	Small-Outline (DL) and Thin Shrink		30 2CLKBA
	Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package	20EAB [28 2	29 20EBA
	i ine i iten ooranno i lat (ire) i aonago		

#### description

The 'LVTH16652 devices are 16-bit bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Output-enable (OEAB and  $\overline{OEBA}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH16652 devices.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

Using 25-mil Center-to-Center Spacings



SCBS150K – JULY 1994 – REVISED APRIL 1999

#### description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16652 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVTH16652 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	INPUTS					DATA	a I/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
Х	Н	$\uparrow$	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B
н	Н	$\uparrow$	$\uparrow$	X‡	Х	Input	Output	Store A in both registers
L	Х	H or L	$\uparrow$	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	Х	х‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output Output		Stored A data to B bus and stored B data to A bus

FUNCTION TABLE


<sup>†</sup> The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SCBS150K - JULY 1994 - REVISED APRIL 1999








SCBS150K – JULY 1994 – REVISED APRIL 1999


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS150K - JULY 1994 - REVISED APRIL 1999



**To Seven Other Channels** 



SCBS150K – JULY 1994 – REVISED APRIL 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> –0.5 V to 4.6 V Input voltage range, V <sub>I</sub> (see Note 1)–0.5 V to 7 V
Voltage range applied to any output in the high-impedance
or power-off state, V <sub>O</sub> (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, I <sub>O</sub> : SN54LVTH16652
SN74LVTH16652 128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16652
SN74LVTH16652 64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package
DL package
Storage temperature range, T <sub>stg</sub> 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			SN54LVTI	116652	SN74LVT	H16652	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	W	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	4	5.5		5.5	V	
ЮН	High-level output current		1	-24		-32	mA
IOL	Low-level output current		UC C	48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS150K - JULY 1994 - REVISED APRIL 1999

PARAMETER		TEST CONDITIONS			4LVTH1	6652	SN74	LVTH1	6652			
PAI	RAMEIER	TEST CONDITIONS			TYP†	MAX	ΜΙΝ ΤΥΡ <sup>†</sup> ΜΑΧ		MAX			
VIK	$V_{CC} = 2.7 \text{ V}, \qquad I_{I} = -18 \text{ mA}$					-1.2			-1.2	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> –0	.2		V <sub>CC</sub> –0.	2				
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = –8 mA	2.4			2.4			v		
VOH			I <sub>OH</sub> = -24 mA	2						V		
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA				2					
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2			
		VCC = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5			
VOL			I <sub>OL</sub> = 16 mA			0.4			0.4	v		
VOL		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA			0.5	0.5			v		
		VCC = 3 V	I <sub>OL</sub> = 48 mA			0.55				]		
			I <sub>OL</sub> = 64 mA						0.55			
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V		<u> </u>				10			
II	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1			
		ports‡ $V_{CC} = 3.6 V$	V <sub>I</sub> = 5.5 V	20					20	μΑ		
	A or B ports‡		$V_{I} = V_{CC}$		5	1						
			V <sub>I</sub> = 0	6	50	-5			-5			
l <sub>off</sub>		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$	04	) <sup>~</sup>				±100	μA		
	A or B ports	$V_{CC} = 3 V$	V <sub>I</sub> = 0.8 V	75			75					
ll(hold)		VCC = 3 V	V <sub>I</sub> = 2 V	-75			-75			μΑ		
		V <sub>CC</sub> = 3.6 V§,	V <sub>I</sub> = 0 to 3.6 V						±500			
IOZPU		$\frac{V_{CC}}{OE/OE} = 0$ to 1.5 V, V <sub>O</sub> = OE/OE = don't care	0.5 V to 3 V,			±100*			±100	μA		
IOZPD		$\frac{V_{CC}}{OE/OE} = 1.5 \text{ V to 0, } V_{O} = 0$	= 0.5 V to 3 V,			±100*			±100	μA		
ICC		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19			
		$I_{O} = 0,$	Outputs low			5			5	mA		
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	.19		
ΔICC¶		$V_{CC} = 3 \text{ V}$ to 3.6 V, One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF		
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			10			10		pF		

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. ‡ Unused pins at  $V_{CC}$  or GND

\$ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS150K - JULY 1994 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LVTH16652				SN74LVTH16652			
			×CC = ± 0.		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150		150	MHz
tw	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
+	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high	1.2	5	1.5		1.2		1.5		ns
t <sub>su</sub>		Data low	2	8 A	2.8		2		2.8		115
th	Hold time,	Data high	0.5	.6.	0		0.5		0		ne
	A or B after CLKAB <sup>↑</sup> or CLKBA <sup>↑</sup>	Data low	0.5		0.5		0.5		0.5		ns


## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)

			5	SN54LV	TH16652			SN74	LVTH1	6652			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX		
f <sub>max</sub>			150		150		150			150		MHz	
<sup>t</sup> PLH	CLK	B or A	1.3	4.5		5	1.3	2.7	4.2		4.7	ns	
tPHL	OLK	BUIA	1.3	4.5		5	1.3	2.8	4.2		4.7	115	
<sup>t</sup> PLH	A or B	B or A	1	3.6		4.1	1	2.4	3.4		3.9	ns	
<sup>t</sup> PHL		AUB	AUB	BUIA	1	3.6	EW	4.1	1	2.1	3.4		3.9
<sup>t</sup> PLH	SAB or SBA	B or A	1	4.7	EN	5.6	1	2.7	4.5		5.4	ns	
<sup>t</sup> PHL	SAD UI SDA	BUIA	1	4.7	40	5.6	1	3	4.5		5.4	115	
<sup>t</sup> PZH		А	1	4.5	b.	5.4	1	2.4	4.3		5.2	ns	
<sup>t</sup> PZL	OEBA	~	1	4.5		5.4	1	2.3	4.3		5.2	115	
<sup>t</sup> PHZ	OEBA	А	2	\$5.8		6.3	2	3.9	5.6		6.1	ns	
<sup>t</sup> PLZ	OEBA	~	2	5.6		6.3	2	3.4	5.4		6.1	115	
<sup>t</sup> PZH	0540	В	1.3	4.4		5.1	1.3	2.7	4.2		4.9	ns	
<sup>t</sup> PZL	OEAB	В	1.3	4.4		5.1	1.3	2.6	4.2		4.9	115	
<sup>t</sup> PHZ	0540	В	1.6	5.8		6.5	1.3	3.5	5.5		6.2	ns	
<sup>t</sup> PLZ	OEAB		1.6	5.8		6.5	1.3	3.2	5.5		6.2	115	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.



SCBS150K - JULY 1994 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





8-Jun-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVTH16652DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
74LVTH16652DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16652DGGR	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVTH16652DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16652DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

#### DL (R-PDSO-G\*\*) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118




# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated