133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS

SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

DGG PACKAGE

Generates Clocks for Next Generation Microprocessors

- Uses a 14.318-MHz Crystal Input to Generate Multiple Output Frequencies
- Includes Spread Spectrum Clocking (SSC), 0.6% Downspread for Reduced EMI With Theoretical EMI of 7 dB
- Power Management Control Terminals
- Low Output Skew and Jitter for Clock Distribution
- Operates From a Single 3.3-V Supply
- Generates the Following Clocks:
 - 8 Host (Diff Pairs, 100/133 MHz)
 - 1 CLK33 (3.3 V, 33.3 MHz)
 - 1 REFCLK (3.3 V, 14.318 MHz)
 - 2 3V48 (3.3 V, 180° Shifted Pairs, 48 MHz)
- Packaged in a 48-Pin TSSOP Package

description

The CDC950 is a differential clock synthesizer/driver that generates HCLK/HCLK, CLK33, 3V48, and REFCLK system clock signals to support a computer system with next generation processors and double data rate (DDR) memory subsystems.

All output frequencies are generated from a 14.318-MHz crystal input. A reference clock input

can be provided at the XIN input instead of a crystal. Two phase-locked loops (PLLs) are used to generate the host frequencies and the 48-MHz clock frequencies. On-chip loop filters and internal feedback eliminate the need for external components.

The HCLK, CLK33 clock, and 48-MHz clock outputs provide low-skew/low-jitter clock signals for reliable clock operation. All outputs have 3-state capability, which can be selected through control inputs SEL100/133, 3V48/SelA, and 3V48/SelB.

The outputs are either differential host clock or 3.3-V single-ended CMOS buffers. With a logic high-level on the PWRDWN terminal, the device operates normally. When a logical low-level input is applied, the device powers down completely with the HOST clock at 2 × I_{REF}, HOSTB is undriven, CLK33, 3V48, and REFCLK outputs are in a low-level output state and 3V48B is in a high-level output state.

The host bus can operate at 100 MHz or 133 MHz. Output frequency selection is done with the corresponding setting for SEL100/133 control input. The CLK33 (PCI) frequency is fixed to 33 MHz.

Since the CDC950 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up, as well as following changes to the SEL inputs. With the use of an external reference clock, this signal must be fixed-frequency and fixed-phase prior to stabilization time starts. The CDC950 is characterized for operation from 0°C to 85°C.


(TOP VIEW) SEL100/133 CLK33 $V_{DD}3.3V$ 47 GND 3V48/SeIA 46 AVDD3.3V 3V48/SelB 4 45 l AGND GND [44 PWRDWN V_{DD}3.3V 6 Ŋ_{DD}3.3V 43 HCLK(0) HCLK(4) 42 HCLK(0) □ 41 | HCLK(4) GND [40 GND 39 HCLK(5) HCLK(1) □ 10 38 HCLK(5) V_{DD}3.3V **1** 12 37 V_{DD}3.3V 36 HCLK(6) HCLK(2) [13 35 HCLK(6) 14 GND **1** 15 34 GND HCLK(3) 16 33 HCLK(7) HCLK(3) 17 32 HCLK(7) V_{DD}3.3V **[]** 18 31 V_{DD}3.3V MultSel0 REFCLK [19 30 29 MultSel1 SPREAD [20 GND [21 28 GND XIN [22 27 AGND 23 26 I REF XOUT [25 AV_{DD}3.3V V_{DD}3.3V ∏

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CDC950 133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR

SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

functional block diagram



CDC950 133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

Terminal Functions

TERM	IINAL		
NAME	NO.	1/0	DESCRIPTION
3V48/SeIA, 3V48/SeIB	3, 4	I/O	48-MHz 180° shifted pair clocks for USB use Logic select pins. Selects the mode of operation, see Table 1 for details.
AGND	27, 45	Р	Analog ground
AV _{DD} 3.3V	25, 46	Р	Power. Analog power supply
CLK33	1	0	33-MHz reference clock for PCI use, host clock divided by 3 or by 4
GND	5, 9, 15, 21, 28, 34, 40, 47	Р	Ground
HCLK	7, 10, 13, 16, 33, 36, 39, 42	0	CPU and host clock outputs [7:0]. These eight differential CPU clock pairs run at 100/133 MHz. The VOH swing amplitude is configured by MultSel0, MultSel1 pins. See Table 5 and Intel's CK00 document for details.
HCLK	8, 11, 14, 17, 32, 35, 38, 41	0	CPU and host clock outputs [7:0]. These eight differential CPU clock pairs run at 100/133 MHz. The VOH swing amplitude is configured by MultSel0, MultSel1 pins. See Table 5 and Intel's CK00 document for details.
I_REF	26	I	Current reference. This pin establishes the reference current for host clock parts. See Table 5 and Intel's CK00 document for details.
MultSel0	30	I	See Table 5 and Intel's CK00 document for details.
MultSel1	29	-1	See Table 5 and Intel's CK00 document for details.
PWRDWN	44	I	Power-down input. 3.3-V LVTTL compatible, asynchronous input that requests the device to enter the power-down mode. See Table 2 for details.
REFCLK	19	0	14.138-MHz reference clock output: 3.3 V copy of the 14.318-MHz reference clock.
SEL100/133	48	I	Active low LVTTL level logic select. SEL100/133 is used for enabling 100/133 MHz. Low = 100 MHz, high = 133 MHz
SPREAD	20	U	Spread spectrum enable. 3.3-V LVTTL compatible, input that enables the spread spectrum mode when held low. See Table 4 for details.
V _{DD} 3.3V	2, 6, 12, 18, 24, 31, 37, 43	Р	Power. Power supply
XIN	22	I	Crystal connection or an external reference frequency input. Connect to either a 14.138-MHz crystal or an external reference signal.
XOUT	23	0	Crystal connection. An output connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.

133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

Function Tables

Table 1. Select Functions

IN	IPUTS			OL	FUNCTION		
SEL100/133	SelA	SelB	HCLK, HCLK	CLK33	3V48, 3V48	REFCLK	FUNCTION
0	0	0	100 MHz	33 MHz	48 MHz	14.318 MHz	Active 100 MHz
0	0	1	100 MHz	33 MHz	L, H	14.318 MHz	100 MHz mode; PLL48 powerdown
0	1	0	105 MHz	35 MHz	48 MHz	14.318 MHz	100 MHz mode 5% overclocking
0	1	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	All 3-state outputs
1	0	0	133 MHz	33 MHz	48 MHz	14.318 MHz	Active 133 MHz
1	0	1	127 MHz	31.7 MHz	48 MHz	14.318 MHz	133 MHz mode –5% underclocking
1	1	0	133 MHz	33 MHz	48 MHz	14.318 MHz	Test mode
1	1	1	TCLK/2	TCLK/8	TCLK/2	TCLK	Test mode (PLL bypass)

Table 2. Enable Functions

INPUT		OUTPUTS									
PWRDWN	HCLK	HCLK	CLK33	3V48	3V48	REFCLK					
0	2×I _{REF}	Hi-Z	L	L	Н	L					
1	On	On	On	On	On	On					

Table 3. Output Buffer Specifications

BUFFER NAME	V _{DD} RANGE (V)	IMPEDANCE (Ω)	BUFFER TYPE
3V48, REFCLK	3.135 – 3.465	20–60	TYPE 3
CLK33	3.135 – 3.465	12–55	TYPE 5
HCLK/HCLK	3.135 – 3.465		TYPE X1

Table 4. Spread Spectrum Functions

INPUT	OUTDUTS					
SPREAD OUTPUTS						
0	Spread spectrum clocking active, -0.6% at HCLK/HCLK, CLK33					
1	Spread spectrum clocking inactive					



133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

Function Tables (Continued)

Table 5. Host/HOST Output Buffer Specifications

INF	TUT	BOARD TARGET	REF	ERENCE R,	OUTPUT CURRENT	V 7
MultSel0	MultSel1	TRACE/TERM Z	IREF	= VDD/(3 Rr)	Іон	V _{OH} at Z
0	0	60 Ω	Rr = 475 1%,	I_REF = 2.32 mA	5×I _{REF}	0.71 V at 60 Ω
0	0	50 Ω	Rr = 475 1%,	I_REF = 2.32 mA	5×I _{REF}	0.59 V at 50 Ω
0	1	60 Ω	Rr = 475 1%,	I_REF = 2.32 mA	6×I _{REF}	0.85 V at 60 Ω
0	1	50 Ω	Rr = 475 1%,	I_REF = 2.32 mA	6×I _{REF}	0.71 V at 50 Ω
1	0	60 Ω	Rr = 475 1%,	I_REF = 2.32 mA	4×I _{REF}	0.56 V at 60 Ω
1	0	50 Ω	Rr = 475 1%,	I_REF = 2.32 mA	4×I _{REF}	0.47 V at 50 Ω
1	1	60 Ω	Rr = 475 1%,	I_REF = 2.32 mA	7×I _{REF}	0.99 V at 60 Ω
1	1	50 Ω	Rr = 475 1%,	I_REF = 2.32 mA	7×I _{REF}	0.82 V at 50 Ω
0	0	30 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	5×I _{REF}	0.75 V at 30 Ω
0	0	25 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	5×I _{REF}	0.62 V at 25 Ω
0	1	30 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	6×I _{REF}	0.90 V at 30 Ω
0	1	25 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	6×I _{REF}	0.75 V at 25 Ω
1	0	30 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	4×I _{REF}	0.60 V at 30 Ω
1	0	25 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	4×I _{REF}	0.5 V at 25 Ω
1	1	30 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	7×I _{REF}	1.05 V at 30 Ω
1	1	25 (dc equivalent)	Rr = 221 1%,	I_REF = 5 mA	7×I _{REF}	0.84 V at 25 Ω

NOTE: The entries in boldface are the primary system configurations of interest. The outputs should be optimized for these configurations.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, V _{DD}	–0.5 V to 4.3 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to V _{DD} + 0.5 V
Current into any output in the low state, I _O	2 × rated I _{OL}
Input clamp current, I _{IK} : (V _I < 0)	–50 mA
$(V_1 > V_{DD})$	50 mA
Output clamp current, I _{OK} : (V _O < 0)	–50 mA
V _O > V _{DD})	50 mA
Package thermal impedance, θ _{JA} (see Note 2)	89°C/W
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	1070 mW
Operating free-air temperature range, T _A	−0°C to 85°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for the through-hole packages, which use a trace length of zero.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.



133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

DISSIPATION RATING TABLE

	PACKAGE	$\begin{aligned} & \textbf{T}_{\mbox{A}} \leq \textbf{25}^{\circ} \mbox{C} \\ & \mbox{POWER RATING} \end{aligned}$	DERATING FACTOR [†] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Γ	DGG	1400 mW	11.2 mW/°C	900 mW	730 mW

 $[\]overline{\text{t}}$ This is the inverse of the traditional junction-to-case thermal resistance (R $_{ heta JA}$) and uses a board-mounted device at 89°C/W

recommended operating conditions (see Note 4)

		МІ	N NC	т‡	MAX	UNIT
Supply voltages, V _{DD} , AV _{DD}		3.13	5	3.3	3.465	
High-level input voltage, V _{IH}			2			.,
Low-level input voltage, V _{IL}					0.8	V
Input voltage, V _I		-0.	-0.3 V _{DD} + 0.3			
	HCLK/HCLK				-40	
Lifet level and an extend and a	CLK33				-18	
High-level output current, IOH	3V48/SelA and 3V48/SelB		-14			
	REFCLK		2 0.8 -0.3 VDD+0.3 -40 -18 -14 -14 0 12 9 9 14 13.8 14.318 14.8			
	HCLK/HCLK				0	mA
High-level input voltage, V H 2 0.8	CLK33				12	
	REFCLK		2 0.8 -0.3 VDD + 0.3 -40 -18 -14 -14 0 12 9 14 13.8 14.318 14.8			
Reference frequency, f(XIN)§	Test mode			14		N.41.1-
Crystal, f _(XTAL) ¶	Normal mode	13.	8 14.	318	14.8	MHz
Operating free-air temperature, TA			0		85	°C

[‡] All nominal values are measured at their respective nominal V_{DD} values.

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



[§] Reference frequency is a test clock driven on the XIN input during the device test mode or normal mode. In test mode, XIN can be driven externally up to f(X|N) = 16 MHz. If XIN is driven externally, XOUT is floating.

This is a series fundamental crystal with fo = 14.31818 MHz

CDC950 133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	ER .	TES	ST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltag	је	$V_{DD} = 3.135 \text{ V},$	I _I = -18 mA				-1.2	V
lН	High-level input current	All inputs except SelA, SelB	V _{DD} = 3.465 V,	$V_I = V_{DD}$				5	μΑ
IIL	Low-level input current	All inputs except SelA, SelB	V _{DD} = 3.465 V,	V _I = GND				-5	μΑ
IOZ	High-impedance -state output current	All outputs including SelA, SelB	V _{DD} = 3.465 V	3V48/SeIA, 3V48/ SEL100/133 = L, VO = VDD or GNI PWRDWN = H				±10	μΑ
I _{DD(Z)}	High-impedance-state supply current [‡]		V _{DD} = 3.465 V	3V48/SelA, 3V48/SelB = H, SEL100/133 = L, PWRDWN = H			19	25	mA
I _{DD(PD)}			SelA, SelB = L	VDD Supply			43	47	mA
Al _{DD(PD)}	PWRDWN state s	supply current‡	$\frac{R_{(ref)} = 475 \Omega}{PWRDWN} = L$	AVDD Supply			3.4	4.2	mA
		.+	V _{DD} = 3.465 V,	PWRDWN = H	100 MHz		173	190	
I _{DD(D)}	Dynamic supply c	urrent+	$R_{ref} = 475 \Omega,$ $I_O = 6 \times I_{ref}$	SSC = ON/OFF $C_L = MAX$	133 MHz		183	200	mA
				100 MHz and SSC	C off	19		24	
١			.,	133 MHz and SSC	Coff	26		33	
AlDD	Analog power sup	pply current	$V_{DD} = 3.465 \text{ V}$	100 MHz and SSC on		26		33	mA
				133 MHz and SSC	Con	35		45	
Cl	Input capacitance	§	$V_{DD} = 3.3 \text{ V},$	V _I = V _{DD} or GND		2		5	~F
C _(XTAL)	Crystal load capa	citance¶	Effective capacity	between C _{IN} and C	OUT	13.5		22.5	pF

[†] All typical values are measured at their respective nominal V_{DD} values.

 $[\]ddagger$ C_L = MAX = 5 pF, RS = 33.2 Ω , Rp = 49.9 Ω at HCLK/HCLK (Type X1)

 $C_L = MAX = 20 \text{ pF}, R_L = 500 \Omega \text{ at } 48 \text{ MHz}, REF (Type 3)$

 $C_L = MAX = 30 \text{ pF}, R_L = 500 \Omega \text{ at CLK33 (Type 5)}$

[§] These parameters are assured by design and lab characterization, not 100% production tested.

[¶] This is the corresponding capacitive load for the XTAL in this oscillator application (Pierce oscillator)

133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

HCLK/HCLK (Type X1)

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
r _O	Output resistance			3000			Ω
۷o	Output voltage					1.2	V
I _O Ou	2	V _{DD} = 3.30 V nom	All 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-7% I(NOM)	I,	7% (NOM)	
	Output current	V _{DD} = 3.30 V, ±5%	All combinations of Table 5, See Note 5	-12% I(NOM)	I,	12% (NOM)	mA
CO	Output capacitance	$V_{DD} = 3.30 \text{ V nom}$	$V_O = V_{DD}$ GND		3.5		pF

NOTE 5: $I_{(NOM)}$ is output current (I_{OH}) of table 5.

3V48, **3V48**REFCLK (Type 3)

	PARAME	TER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	UNIT
.,	LPak lavel sydeod velt		$V_{DD} = min to max,$	$I_{OH} = -1 \text{ mA}$	V _{DD} – 0.1			
VOH	High-level output volta	age	$V_{DD} = 3.135 \text{ V},$	$I_{OH} = -14 \text{ mA}$	2.4			.,
V	Laurianal autorituralta		$V_{DD} = min to max,$	I _{OL} = 1 mA			0.1	V
VOL	Low-level output volta	ge	$V_{DD} = 3.135 \text{ V},$	$I_{OL} = 9 \text{ mA}$		0.18	0.4	
			$V_{DD} = 3.135 \text{ V},$	V _O = 1 V	-29			
ІОН	IOH High-level output current		$V_{DD} = 3.3 \text{ V},$	V _O = 1.65 V		-37		
			$V_{DD} = 3.465 \text{ V},$	V _O = 3.135 V		-11	-23	4
			$V_{DD} = 3.135 \text{ V},$	V _O = 1.95 V	29			mA
loL	Low-level output curre	ent	$V_{DD} = 3.3 \text{ V},$	V _O = 1.65 V		39		
			$V_{DD} = 3.465 \text{ V},$	V _O = 0.4 V		16	27	
CO	Output capacitance		$V_{DD} = 3.3 \text{ V},$	$V_O = V_{DD}$ or GND	4.5		7	pF
7	Outrot in a day of	High state	$V_{O} = 0.5 V_{DD}$	Vo/IoH	20	40	60	0
40	Z ₀ Output impedance	Low state	$V_{O} = 0.5 V_{DD}$	V _O /I _{OL}	20	40	60	Ω

[†] All typical values are measured at their respective nominal V_{DD} values.



CDC950 133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS

SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

CLK33 (Type 5)

PARAMETER			TEST C	TEST CONDITIONS		TYP†	MAX	UNIT
V	I link lavel aviews velte		V _{DD} = min to max,	I _{OH} = -1 mA	V _{DD} - 0.1			
VOH	High-level output volta	ge	$V_{DD} = 3.135 V,$	I _{OH} = -18 mA	2.4			
.,	Levelevel entent velte		V _{DD} = min to max,	I _{OL} = 1 mA			0.1	V
VOL	Low-level output voltage	ge	$V_{DD} = 3.135 V$,	I _{OL} = 12 mA		0.15	0.4	
			$V_{DD} = 3.135 V$,	V _O = 1 V	-33			
IOH H	High-level output curre	High-level output current		V _O = 1.65 V		-53		
			V _{DD} = 3.465 V,	V _O = 3.135 V		-16	-33	
			V _{DD} = 3.135 V,	V _O = 1.95 V	30			mA
loL	Low-level output curre	Low-level output current		V _O = 1.65 V		51		
			V _{DD} = 3.465 V,	V _O = 0.4 V		21	38	
CO	Output capacitance		V _{DD} = 3.3 V,	$V_O = V_{DD}$ or GND	4.5		7.5	pF
Z _O	Outsid Samuelana	High state	$V_{O} = 0.5 V_{DD}$	V _O /I _{OH}	12	35	55	0
	Output impedance	Low state	$V_{O} = 0.5 V_{DD}$	V _O /I _{OL}	12	35	55	Ω

[†] All typical values are measured at their respective nominal V_{DD} values.

switching characteristics, V_{DD} = 3.135 V to 3.465 V, T_A = 0°C to 85°C

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(over)	Overshoot [†]			HCLK/HCLK 0.7-V			V _{OH} + 200	
V _(under)	Undershoot [†]			amplitude			V _{OL} – 200	mV
V _(over)	Overshoot†			Other clocks,	GND - 0.7			.,
V _(under)	Undershoot [†]			C _L = worst case			V _{DD} + 0.7	V
tPZL	Output enable time from low level	SEL100/133	All outputs	SEL $100/133$ ↑ R _{ref} = 475 Ω			10	
^t PZH	Output enable time to high level	SEL100/133	All outputs	SEL $100/133$ ↑ R _{ref} = 475 Ω			10	
tPHZ	Output disable time from high level	SEL100/133	All outputs	SEL100/133 \downarrow R _{ref} = 475 Ω			10	ns
tPLZ	Output disable time from low level	SEL100/133	All outputs	SEL100/133 \downarrow R _{ref} = 475 Ω			10	
	Stabilization time [‡]	V_{DD}	All outputs	After power up			0.1	ms
t _S		PWRDWN	All outputs	From PWRDWN ↑			0.25	ms

[†] These parameters are assured by design and lab characterization, not 100% production tested.



[‡] Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at XIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics tables are not applicable. Stabilization time is defined as the time since V_{DD} achieves its nominal operating level (3.3 V) or PWRDWN transition from a low to a high level (2 V) until the output frequency is stable and operating within specification.

133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR

SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

switching characteristics, V_{DD} = 3.135 V to 3.465 V, T_A = 0°C to 85°C (continued)

HCLK/ $\overline{\text{HCLK}}$ (Type X1), C_L = 2 pF, R_{ref} = 475 Ω , 6 x R_{ref}

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
110176 1 1 1 1 1			f(HCLK) = 100 MHz		10		10.2		
	HCLK clock period‡	f _(HCLK) = 133 MHz		7.5		7.65	ns		
_	0 1			SSC off	-80		80		
T _{jit(cc)}	Cycle-to-cycle jitter		f(HCLK) = 100 or 133 MHz	SSC on	-110		110	ps	
t _{dc}	Duty cycle		f(HCLK) = 100 or 133 MHz, Crossing point	45%		55%			
t _{sk(o)}	HCLK bus skew		f(HCLK) = 100 or 133 MHz, Crossing point			70		ps	
t _r	Rise time [†]	0.737	V _O = 0.14 V to 0.56 V		175		700		
t _f	Fall time [†]	0.7-V amplitude	V _O = 0.14 V to 0.56 V		175		700	ps	
v(cross)	Cross point voltages†	0.7-V amplitude	f(HCLK) = 100 or 133-MHz HCLK and HCLK		45% VOH		55% V _{OH}	V	

[†] These parameters are assured by design and lab characterization, not 100% production tested.

CLK33 (Type 5), C_1 = 30 pF, R_1 = 500 Ω

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PCI clock period [†]	f _(HCLK) = 100 or 133 MHz	30	30.06	30.6	ns
T _{jit(cc)}	Cycle-to-cycle jitter	f _(HCLK) = 100 or 133 MHz	-150		150	ps
t(dc)	Duty cycle	f(CLK33) = 33.3 MHz	45%		55%	
t _r	Rise time	V _O = 0.4 V to 2.4 V	0.5		2	
t _f	Fall time	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	0.5		2	ns

[†] The average over any 1-µs period of time is greater than the minimum specified period.

3V48 (Type 3), C_L = 20 pF, R_L = 500 Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	3V48 clock period	f(HCLK) = 100 or 133 MHz		20.83	ns
T _{jit(cc)}	Cycle-to-cycle jitter	f(HCLK) = 100 or 133 MHz	-300	300	ps
t _{dc}	Duty cycle	$f_{(3V48)} = 48 \text{ MHz}$	45%	55%	
t _r	Rise time	V _O = 0.4 V to 2.4 V	1	4	
t _f	Fall time	V _O = 0.4 V to 2.4 V	1	4	ns

REF (Type 3), C_L = 20 pF, R_L = 500 Ω


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	REF clock period	f(REF) = 14.318 MHz		69.84		
T _{jit(cc)}	Cycle-to-cycle jitter	f(HCLK) = 100 or 133 MHz	-0.5		0.5	ns
t(dc)	Duty cycle	f(REF) = 14.318 MHz	45%		55%	
t _r	Rise time	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	1		4	
t _f	Fall time	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	1		4	ns



[‡] The average over any 1-µs period of time is greater than the minimum specified period.

SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance. C_L = 2 pF (HCLK, HCLK), C_L = 20 pF (48 MHz, REF), C_L = 30 pF (CLK33).

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 14.318 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

	PARAMETER	3.3-V INTERFACE	UNIT
VIH(REF)	High-level reference voltage	2.4	
VIL(REF)	Low-level reference voltage	0.4	V
V _T (REF)	Input threshold reference voltage	1.5	V
V _{O(REF)}	Off-state reference voltage	6	


Figure 1. Load Circuit and Voltage Waveforms



133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS

SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

APPLICATION INFORMATION



 $Z_{TLA} = Z_{TLB} = 50 \Omega$

Figure 2. Load Circuit for HCLK Bus

spread spectrum clock (SSC) implementation for CDC950

Simultaneously switching at a fixed frequency generates a significant power peak at the selected frequency, which in turn causes EMI disturbance to the environment. The purpose of the internal frequency modulation of the CPU-PLL allows energy to be distributed to many different frequencies which reduces the power peak.

A typical characteristic for a single frequency spectrum and a frequency modulated spectrum is shown in Figure 3.




Figure 3. Frequency Power Spectrum With and Without the Use of SSC

The modulated spectrum has its distribution (left side) associated with the single-frequency spectrum which indicates a down-spread modulation.

The peak reduction depends on the modulation scheme and modulation profile. System performance and timing requirements are the limiting factors for actual design implementations. The implementation was driven to keep the average clock frequency close to its upper specification limit. The modulation amount was set to approximately -0.6%.

To allow a downstream PLL to follow the frequency modulated signal, the bandwidth of the modulation signal is limited in order to minimize SSC induced tracking skew jitter. The modulation frequency is approximately 31 kHz.




SCAS646B - FEBRUARY 2001 - REVISED OCTOBER 2003

MECHANICAL DATA

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153





PACKAGE OPTION ADDENDUM

13-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDC950DGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDC950DGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDC950DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDC950DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265