#### 查询SN74CBT16212ADGGR供应商

### 捷多邦,专**SN54CBT16212A** 24-BIT FET BUS-EXCHANGE SWITCHES

SCDS007U - NOVEMBER 1992 - REVISED JUNE 2005

- Members of the Texas Instruments Widebus™ Family
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22

   200-V Machine Model (A115-A)

#### description/ordering information

The 'CBT16212A devices provide 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

Each device operates as a 24-bit bus switch or a 12-bit bus exchanger that provides data exchanging between the four signal ports via the data-select (S0, S1, S2) terminals.

SN54CBT16212A WD PACKAGE									
SN74CBT16212A DGG, DGV, OR DL PACKAGE (TOP VIEW)									
S0	$_{1}$ U	56	S1						
1A1	2	55	S2						
1A2	3	54	] 1B1						
2A1	4	53	] 1B2						
2A2	5	52	] 2B1						
3A1 [	6	51	] 2B2						
3A2	7	50	] 3B1						
GND [	8	49	] GND						
4A1 🛛	9	48	] 3B2						
4A2	10	47	] 4B1						
5A1 [	11	46	4B2						
5A2	12	45	] 5B1						
6A1	13	44	] 5B2						
6A2	14	43	6B1						
7A1	15	- r	] 6B2						
7A2	16	41	] 7B1						
V <sub>CC</sub>	17	40	] 7B2						
8A1 [	18	39	] 8B1						
GND [	19	38	] GND						
8A2 [	20	37	8B2						
9A1 [	21	36	9B1						
9A2	22	35	9B2						
10A1	23	34	10B1						
10A2	24	33	] 10B2						
11A1	25	32	] 11B1						
11A2	26	31	] 11B2						
12A1	27	30	] 12B1						
12A2	28	29	] 12B2						

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74CBT16212ADL	ODTACOADA
	SSOP – DL	Tape and reel	SN74CBT16212ADLR	CBT16212A
4000 to 0500	TSSOP – DGG Tape and		SN74CBT16212ADGGR	CBT16212A
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74CBT16212ADGVR	CY212A
	VFBGA – GQL	T	SN74CBT16212AGQLR	0)/04.04
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74CBT16212AZQLR	CY212A
–55°C to 125°C	CFP – WD	Tube	SNJ54CBT16212AWD	SNJ54CBT16212AWD

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus is a trademark of Texas Instruments.



SCDS007U - NOVEMBER 1992 - REVISED JUNE 2005




### terminal assignments

	1	2	3	4	5	6
Α	1A2	1A1	S0	S1	S2	1B1
в	3A1	2A2	2A1	1B2	2B1	2B2
С	4A1	GND	3A2	3B1	GND	3B2
D	5A2	4A2	5A1	4B2	4B1	5B1
Е	6A2	6A1			5B2	6B1
F	7A1	7A2			7B1	6B2
G	V <sub>CC</sub>	GND	8A1	8B1	GND	7B2
н	8A2	9A1	9A2	9B2	9B1	8B2
J	10A1	10A2	11A1	11B1	10B2	10B1
κ	11A2	12A1	12A2	12B2	12B1	11B2

#### FUNCTION TABLE

	INPUTS		INPUTS/0	OUTPUTS	FUNCTION
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1 port	Z	A1 port = B1 port
L	Н	L	B2 port	Z	A1 port = B2 port
L	Н	Н	Z	B1 port	A2 port = B1 port
н	L	L	Z	B2 port	A2 port = B2 port
н	L	Н	Z	Z	Disconnect
Н	Н	L	B1 port	B2 port	A1 port = B1 port A2 port = B2 port
н	Н	Н	B2 port	B1 port	A1 port = B2 port A2 port = B1 port

SCDS007U - NOVEMBER 1992 - REVISED JUNE 2005



Pin numbers shown are for the DGG, DGV, DL, and WD packages.



SCDS007U - NOVEMBER 1992 - REVISED JUNE 2005

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)		
Continuous channel current		
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)		
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DGG package	64°C/W
	DGV package	48°C/W
	DL package	56°C/W
	GQL/ZQL package	42°C/W
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		SN54CBT	16212A	SN74CBT	16212A	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	4	5.5	V
VIH	High-level control input voltage	2		2		V
$\vee_{IL}$	Low-level control input voltage		0.8		0.8	V
ТĄ	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEOT				SN54CBT16212A			SN74CBT16212A		
PAI	RAMETER	R TEST CONDITIONS				TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA				-1.2			-1.2	V
		$V_{CC} = 0,$	Vj = 5.5 V				10			10	
1		V <sub>CC</sub> = 5.5 V,	Vj = 5.5 V or	GND			±1			±1	μA
ICC	_	V <sub>CC</sub> = 5.5 V,	$I_{O} = 0, V_{I} = V$	V <sub>CC</sub> or GND			3.2			3	μΑ
∆ICC§	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND					2.5			2.5	mA
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				2.5			2.5		pF
Cio(off)		V <sub>O</sub> = 3 V or 0,	S0, S1, and	S2 = GND		7.5			7.5		pF
		$V_{CC} = 4 V$ , TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	lj = 15 mA		14	20		14	20	
ron¶				lj = 64 mA		4	10		4	7	Ω
		$V_{CC} = 4.5 V$	$V_{I} = 0$	lj = 30 mA		4	10		4	7	
			V <sub>I</sub> = 2.4 V,	l <sub>l</sub> = 15 mA		6	14		6	12	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SCDS007U - NOVEMBER 1992 - REVISED JUNE 2005

### switching characteristics over recommended operating free-air temperature range, C<sub>1</sub> = 50 pF (unless otherwise noted) (see Figure 1)

			SN54CBT16212A				SN74CBT16212A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> :	= 4 V	= V <sub>CC</sub> ± 0.	= 5 V 5 V	V <sub>CC</sub> =	= 4 V	= V <sub>CC</sub> ± 0.	= 5 V 5 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> †	A or B	B or A				0.8*		0.35		0.25	ns
<sup>t</sup> pd	S	A or B		14	1.5	13		10	1.5	9.1	ns
t <sub>en</sub>	S	A or B		15	1.5	13.7		10.4	1.5	9.7	ns
<sup>t</sup> dis	S	A or B		14.2	1.5	13.5		9.2	1.5	8.8	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuit and Voltage Waveforms





# PACKAGE OPTION ADDENDUM

4-Oct-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9852101QXA	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC
74CBT16212ADGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74CBT16212ADGVRE4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CBT16212ADGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CBT16212ADGVR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CBT16212ADL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CBT16212ADLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CBT16212ADLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CBT16212ADLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CBT16212AGQLR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74CBT16212AZQLR	ACTIVE	VFBGA	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SNJ54CBT16212AWD	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

#### WD (R-GDFP-F\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

D. Index point is provided on cap for terminal identification only


E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB



ZQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES:


A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153
  - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

### PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

### DL (R-PDSO-G\*\*) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118



MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated