

捷多邦,专业PCB打样工厂,24小时加急出货

TPS3307-18, TPS3307-25, TPS3307-33

SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004

TRIPLE PROCESSOR SUPERVISORS

FEATURES

- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator With Fixed Delay Time of 200ms, No External Capacitor Needed
- Temperature-Compensated Voltage Reference
- Maximum Supply Current of 40µA
- Supply Voltage Range: 2V to 6V
- Defined RESET Output From V_{DD} > 1.1V
- MSOP-8 and SO-8 Packages
- Temperature Range : 40°C to 85°C

D OR DGN PACKAGE (TOP VIEW) SENSE1 1 8 V_{DD} SENSE2 2 7 MR SENSE3 2 7 MR 3 6 RESET GND 4 5 RESET

Typical Applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses TI part numbers TPS3307-33 and MSP430C325.




Figure 1. Applications Using the TPS3307 Family

DESCRIPTION

The TPS3307 family is a series of micropower supply voltage supervisors designed for circuit initialization primarily in DSP and processor-based systems, which require more than one supply voltage.

The product spectrum of the TPS3307-xx is designed for monitoring three independent supply voltages: 3.3V/1.8V/adj, 3.3V/2.5V/adj or 3.3V/5V/adj. The adjustable SENSE input allows the monitoring of any supply voltage >1.25V.

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.

During power-on, $\overrightarrow{\text{RESET}}$ is asserted when the supply voltage V_{DD} becomes higher than 1.1V. Thereafter, the supply voltage supervisor monitors the SENSE*n* inputs and keeps $\overrightarrow{\text{RESET}}$ active as long as SENSE*n* remain below the threshold voltage V_{IT+}.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas hstruments semiconductor products and disclaimers thereto appears at the end of this data sheet. WerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas



SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004

An internal timer delays the return of the $\overline{\text{RESET}}$ output to the inactive state (high) to ensure proper system reset. The delay time, $t_{d (typ)} = 200$ ms, starts after all SENSE*n* inputs have risen above the threshold voltage V_{IT+} . When the voltage at any SENSE input drops below the threshold voltage V_{IT-} , the RESET output becomes active (low) again.

The TPS3307-xx family of devices incorporates a manual reset input, MR. A low level at MR causes RESET to become active. In addition to the active-low RESET output, the TPS3307-xx family includes an active-high RESET output.

The devices are available in either 8-pin MSOP or standard 8-pin SO packages.

The TPS3307-xx devices are characterized for operation over a temperature range of -40°C to 85°C.

DEVICE	NON	INAL SUPERVISED	VOLTAGE	THRESHOLD VOLTAGE (TYP)		
DEVICE	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3
TPS3307-18	3.3V	1.8V	User defined	2.93V	1.68V	1.25V ⁽¹⁾
TPS3307-25	3.3V	2.5V	User defined	2.93V	2.25V	1.25V ⁽¹⁾
TPS3307-33	5V	3.3V	User defined	4.55V	2.93V	1.25V ⁽¹⁾

SUPPLY VOLTAGE MONITORING

(1) The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

AVAILABLE OPTIONS

	PACKAGE	D DEVICES		
T _A	SMALL OUTLINE (D)	PowerPAD™ μ-SMALL OUTLINE (DGN)	MARKING DGN PACKAGE	CHIP FORM (Y)
	TPS3307-18D	TPS3307-18DGN	TIAAP	TPS3307-18Y
-40°C to 85°C	TPS3307-25D	TPS3307-25DGN	TIAAQ	TPS3307-25Y
	TPS3307-33D	TPS3307-33DGN	TIAAR	TPS3307-33Y


FUNCTION/TRUTH TABLES

MR	SENSE1 > V _{IT1}	SENSE2 > V _{IT2}	SENSE3 > V _{IT3}	RESET	RESET
L	X ⁽¹⁾	X ⁽¹⁾	Х	L	Н
н	0	0	0	L	Н
н	0	0	1	L	н
н	0	1	0	L	н
н	0	1	1	L	н
н	1	0	0	L	н
н	1	0	1	L	Н
н	1	1	0	L	н
н	1	1	1	н	L

(1) X = Don't care



SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004




TPS3307Y Chip Information

These chips, when properly assembled, display characteristics similar to those of the TPS3307. Thermal compression or ultrasonic bonding may take place on the doped aluminium bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.

SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004





Terminal Functions

TERMIN	TERMINAL		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
GND	4		Ground
MR	7	Ι	Manual reset
RESET	5	0	Active-low reset output
RESET	6	0	Active-high reset output
SENSE1	1	I	Sense voltage input 1
SENSE2	2	I	Sense voltage input 2
SENSE3	3	Ι	Sense voltage input 3
V _{DD}	8		Supply voltage



SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004

Absolute Maximum Ratings⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

	UNIT
Supply voltage, V _{DD} ⁽²⁾	7V
All other pins ⁽²⁾	-0.3V to 7V
Maximum low output current, I _{OL}	5mA
Maximum high output current, I _{OH}	-5mA
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{DD})	±20mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{DD})	±20mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	-40°C to 85°C
Storage temperature range, T _{stg}	-65°C to 150°C
Soldering temperature	260°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation the device must not be operated at 7V for more than t = 1000h continuously.

Dissipation Rating Table

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DGN	2.14W	17.1mW/°C	1.37W	1.11W
D	725mW	5.8mW/°C	464mW	377mW

Recommended Operating Conditions

At specified temperature range.

	MIN	MAX	UNIT
Supply voltage, V _{DD}	2	6	V
Input voltage at $\overline{\text{MR}}$ and SENSE3, V _I	0	V _{DD} + 0.3	V
Input voltage at SENSE1 and SENSE2, VI	0	(V _{DD} +0.3)V _{IT} /1.25V	V
High-level input voltage at $\overline{\text{MR}}$, V _{IH}	$0.7 ext{ x V}_{ ext{DD}}$		V
Low-level input voltage at $\overline{\text{MR}}$, V _{IL}		$0.3\times V_{DD}$	V
Input transition rise and fall rate at $\overline{\text{MR}}$, $\Delta t / \Delta V$		50	ns/V
Operating free-air temperature range, T _A	-40	85	°C



SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004

Electrical Characteristics

Over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT			
V _{OH} High-level output voltage			$V_{DD} = 2V$ to 6V, $I_{OH} = -20 \ \mu A$	V _{DD} - 0.2V						
			V _{DD} = 3.3V, I _{OH} = -2mA	V _{DD} - 0.4V			V			
			$V_{DD} = 6V, I_{OH} = -3mA$	V _{DD} - 0.4V						
			$V_{DD} = 2V$ to 6V, $I_{OL} = 20\mu A$			0.2	0.2			
V _{OL}	Low-level output voltage		$V_{DD} = 3.3V, I_{OL} = 2mA$			0.4	V			
			$V_{DD} = 6V, I_{OL} = 3mA$			0.4				
	Power-up reset voltage ⁽¹⁾		$V_{DD} \ge 1.1V$, $I_{OL} = 20\mu A$			0.4	V			
		VSENSE3	$V_{DD} = 2V$ to 6V, $T_A = 0^{\circ}C$ to $85^{\circ}C$	1.22	1.25	1.28				
			_	1.64	1.68	1.72				
		VSENSE1,		2.20	2.25	2.30	V			
		VSENSE2		2.86	2.93	3				
				4.46	4.55	4.64				
V _{IT-}	Negative-going input threshold volt- age ⁽²⁾	VSENSE3	$V_{DD} = 2V \text{ to } 6V,$ $T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$	1.22	1.25	1.29	V			
			_	1.64	1.68	1.73				
		VSENSE1,		2.20	2.25	2.32				
		VSENSE2		2.86	2.93	3.02	V			
				4.46	4.55	4.67				
		1	V _{IT-} = 1.25V		10					
			V _{IT-} = 1.68V		15					
V _{hys}	Hysteresis at VSENSEn input		V _{IT-} = 2.25V		20		mV			
			V _{IT-} = 2.93V		30					
			V _{IT-} = 4.55V		40					
		MR	$\overline{\text{MR}} = 0.7 \times \text{V}_{\text{DD}}, \text{V}_{\text{DD}} = 6 \text{ V}$		-130	-180				
	Link local insult compart	SENSE1	$VSENSE1 = V_{DD} = 6V$		5	8	μA			
I _H F	High-level input current	SENSE2	$VSENSE2 = V_{DD} = 6V$		6	9				
		SENSE3	VSENSE3 = V _{DD}	-25		25	nA			
		MR	$\overline{\text{MR}} = 0\text{V}, \text{V}_{\text{DD}} = 6\text{V}$		-430	-600	μA			
L	Low-level input current	SENSEn	VSENSE1,2,3 = 0V	-25		25	nA			
I _{DD}	Supply current					40	μA			
Ci	Input capacitance		$V_{I} = 0V \text{ to } V_{DD}$		10		pF			

(1) The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. t_r , $V_{DD} \ge 15 \mu s/V$ (2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 μ F) should be placed close to the supply terminals.



SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004

Timing Requirements

At V_{DD} = 2V to 6V, R_L = 1M $\Omega,\,C_L$ = 50pF, T_A = 25°C.

PARAMETER		FER	TEST CONDITIONS		TYP	MAX	UNIT
+	Pulse width	SENSEn	$V_{SENSEnL} = V_{IT} - 0.2V, V_{SENSEnH} = V_{IT+} + 0.2V$	6			μs
۱ _w	ruise wialn	MR	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$	100			ns


Switching Characteristics

At V_{DD} = 2V to 6V, R_L = 1MΩ, C_L = 50pF, T_A = 25°C.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d	Delay time		$\frac{V_{I(SENSEn)} \geq V_{IT+} + 0.2V}{MR \geq 0.7 \times V_{DD}}.$ See Timing Diagram.	140	200	280	ms
t _{PHL}	Propagation (delay) time, high-to-low level output	MR to RESETMR to RESET	$V_{I(SENSEn)} \ge V_{IT+} + 0.2V,$		200	500	20
t _{PLH}	Propagation (delay) time, low-to-high level output	MR to RESETMR to RESET	$ \begin{array}{l} V_{I(SENSEn)} \geq V_{IT+} + 0.2V, \\ V_{IH} = \ 0.7 \times V_{DD}, \ V_{IL} = \ 0.3 \times V_{DD} \end{array} $		200	500	ns
t _{PHL}	Propagation (delay) time, high-to-low level output	SENSEn to RESET SENSEn to RESET	V _{IH} = V _{IT+} +0.2V, V _{II} = V _{IT-} -0.2V,		4	5	
t _{PLH}	Propagation (delay) time, low-to-high level output	SENSEn to RESET SENSEn to RESET	$\overrightarrow{\text{MR}} \ge 0.7 \times \text{V}_{\text{DD}}$	I.		5	μs

SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004






Typical Characteristics



SLVS199B-DECEMBER 1998-REVISED OCTOBER 2004

Typical Characteristics (continued)





PACKAGE OPTION ADDENDUM

4-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS3307-18D	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS3307-18DGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-18DGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-18DR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS3307-18DRG4	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3307-25D	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS3307-25DGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-25DGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-25DGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3307-25DR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS3307-25DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3307-33D	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-33DGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-33DGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-33DR	ACTIVE	SOIC	D	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TPS3307-33DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens,



PACKAGE OPTION ADDENDUM


4-Mar-2005

including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



DGN (S-PDSO-G8) PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated