National Semiconductor

leading-edge or trailing edge triggering. Pin (A) is an active-

low transition trigger input and pin (B) is an active-high tran-

sition trigger input. A low at the clear (CLR) input terminates

the output pulse: which also inhibits triggering. An internal connection from CLR to the input gate makes it possible to

trigger the circuit by a positive-going signal on CLR as

To obtain the best and trouble free operation from this de-

vice please read the operating rules as well as the NSC

one-shot application notes carefully and observe recom-

# DM54123/DM74123 Dual Retriggerable One-Shot with **Clear and Complementary Outputs**

# **General Description**

shown in the truth table.


mendations.

## **Features**

- DC triggered from active-high transition or active-low The '123 is a dual retriggerable monostable multivibrator transition inputs capable of generating output pulses from a few nano-seconds to extremely long duration up to 100% duty cycle. Retriggerable to 100% duty cycle Each device has three inputs permitting the choice of either
  - Direct reset terminates output pulse
  - Compensated for V<sub>CC</sub> and temperature variations
  - DTL, TTL compatible
  - Input clamp diodes

# **Functional Description**

The basic output pulse width is determined by selection of an external resistor (R<sub>X</sub>) and capacitor (C<sub>X</sub>). Once triggered, the basic pulse width may be extended by retriggering the gated active-low transition or active-high transition inputs or be reduced by use of the active-low transition clear input. Retriggering to 100% duty cycle is possible by application of an input pulse train whose cycle time is shorter than the output cycle time such that a continuous "HIGH" logic state is maintained at the "Q" output.



© 1995 National Semiconductor Corporation TI /F/6539 RRD-B30M105/Printed in U. S. A.



DM54123/DM74123 Dual Retriggerable One-Shot with Clear and Complementary Outputs March 1993

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required,<br/>please contact the National Semiconductor Sales<br/>Office/Distributors for availability and specifications.Supply Voltage7VInput Voltage5.5V

 Input Voltage
 5.5V

 Operating Free Air Temperature Range
 DM54

 DM54
 -55°C to + 100°C

 DM74
 0°C to + 70°C

 Storage Temperature
 -65°C to + 150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter Supply Voltage		DM54123			DM74123			Units
Cymbol			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>			4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage				0.8			0.8	V
IOH	High Level Output Current				-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current				16			16	mA
t <sub>W</sub>	Pulse Width (Note 5)	A or B High				40			ns
		A or B Low				40			
		Clear Low				40			
T <sub>WQ</sub> (Min)	Minimum Width of Pulse at Q (Note 5)	A or B			80			65	ns
R <sub>EXT</sub>	External Timing Resistor					5		50	kΩ
C <sub>EXT</sub>	External Timing Capacitance					No Restriction		μF	
C <sub>WIRE</sub>	Wiring Capacitance at R <sub>EXT</sub> /C <sub>EXT</sub> Terminal (Note 5)							50	pF
Т <sub>А</sub>	Free Air Operating Temperature		-55		125	0		70	°C

## **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	<b>Max</b> - 1.5	Units V	
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -12 \text{ mA}$					
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$	DM54	2.4	3.4		V
		$V_{IL} = Max, V_{IH} = Min$	DM74	2.5	0.1		
V <sub>OL</sub>	Low Level Output Voltage	$\begin{array}{l} V_{CC} = \text{Min, I}_{OL} = \text{Max} \\ V_{IH} = \text{Min, V}_{IL} = \text{Max} \end{array}$			0.2	0.4	V
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max	Data			40	μΑ
		$V_{I} = 2.4V$	Clear			80	
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Clear			-3.2	mA
			Data			-1.6	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max	DM54	-10		-40	mA
		(Note 2)	DM74	-10		-40	
Icc	Supply Current	$V_{CC} = Max$ (Notes 3 and 4)			46	66	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time.

Note 3: Quiescent I<sub>CC</sub> is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs open,  $C_{EXT} = 0.02 \ \mu$ F, and  $R_{EXT} = 25 \ K\Omega$ .

Note 4:  $I_{CC}$  is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open,  $C_{EXT} = 0.02 \ \mu$ F, and  $R_{EXT} = 25 \ k_{\Omega}$ . Note 5:  $T_A = 25^{\circ}$ C and  $V_{CC} = 5V$ .


Symbol	Parameter	From (Input) To (Output)	DM5	4123	DM74		
			$\label{eq:CL} \begin{array}{l} \textbf{C}_{\textbf{L}} = \mbox{15 pF}, \textbf{R}_{\textbf{L}} = \mbox{400} \Omega \\ \textbf{C}_{\textbf{EXT}} = \mbox{0 pF}, \textbf{R}_{\textbf{EXT}} = \mbox{5 k} \Omega \end{array}$		$C_{L} = 15  pF,$ $C_{EXT} = 1000  pF,$	Units	
			Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Ā to Q		33		33	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	B to Q		28		28	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	$\overline{A}$ to $\overline{Q}$		40		40	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	B to $\overline{Q}$		36		36	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clear to $\overline{Q}$		40		40	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		27		27	ns
t <sub>W(out)</sub>	Output Pulse Width*	A or B to Q	3.08	3.76	3.08	3.76	μs

 $^*C_{\mbox{\scriptsize ECT}}$  = 1000 pF,  $R_{\mbox{\scriptsize EXT}}$  = 10  $k\Omega$ 


#### **Operating Rules**

- 1. An external resistor (R<sub>X</sub>) and external capacitor (C<sub>X</sub>) are required for proper operation. The value of C<sub>X</sub> may vary from 0 to any necessary value. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitors may be used. For large time constants use tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- When an electrolytic capacitor is used for C<sub>X</sub> a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current (*Figure 1*). However, its use in general is not recommended with retriggerable operation.
- 3. The output pulse width (T<sub>W</sub>) for  $C_X > 1000 \text{ pF}$  is defined as follows:

 $\begin{array}{l} \mathsf{T}_{\mathsf{W}} = \mathsf{K} \; \mathsf{R}_{\mathsf{X}} \; \mathsf{C}_{\mathsf{X}} \; (1 \, + \, 0.7/\mathsf{R}_{\mathsf{X}}) \\ \text{where} \; \left[\mathsf{R}_{\mathsf{X}} \; \text{is in Kilo-ohm}\right] \\ & \left[\mathsf{C}_{\mathsf{X}} \; \text{is in pico Farad}\right] \\ & \left[\mathsf{T}_{\mathsf{W}} \; \text{is in nano second}\right] \\ & \left[\mathsf{K} \; \approx \; 0.28\right] \end{array}$ 




4. For  $C_X \leq$  1000 pF see Figure 2 for  $T_W$  vs  $C_X$  family curves with  $R_X$  as a parameter:



#### FIGURE 2


5. To obtain variable pulse width by remote trimming, the following circuit is recommended:



#### **Operating Rules** (Continued)

6. The retriggerable pulse width is calculated as shown below:


 $T = T_W + t_{PLH} = K \times R_X \times C_X + t_{PLH}$ The retriggered pulse width is equal to the pulse width plus a delay time period *(Figure 4).* 




7. Under any operating condition  $C_X$  and  $R_X$  must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I  $\times$  R and Ldi/dt voltage developed along their connecting paths. If the lead length from  $C_X$  to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of  $C_X$  in each cycle of its operation so that the output pulse width will be accurate.

8. V<sub>CC</sub> and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V<sub>CC</sub> and ground return leads do not cause interaction between one-shots. A 0.01  $\mu$ F to 0.10  $\mu$ F bypass capacitor (disk ceramic or monolithic type) from V<sub>CC</sub> to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V<sub>CC</sub> pin as space permits.

\*For further detailed device characteristics and output performance please refer to the NSC one-shot application note, AN-366.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.