National Semiconductor

October 1992

DM54161/DM74161/DM74163 Synchronous 4-Bit Counters

DM54161/DM74161/DM74163 Synchronous 4-Bit Counters

General Description


These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 161 and 163 are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the 161 is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the 163 is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. Low-to-high transitions at the clear input of the 163 are also permissible, regardless of the logic levels on the clock, enable, or load inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both countenable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the 161 through 163 may occur, regardless of the logic level on the clock.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs





© 1995 National Semiconductor Corporation TL/F/6551

RRD-B30M105/Printed in U. S. A.



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V

Supply voltage	7 V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54	-55°C to +125°C
DM74	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54161		DM74161 and 163			Units	
Symbol	Faid	Faranleter	Min	Nom	Мах	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	/oltage	2			2			V
VIL	Low Level Input V	/oltage			0.8			0.8	V
I _{OH}	High Level Outpu	t Current			-0.8			-0.8	mA
I _{OL}	Low Level Output	Current		-	16			16	mA
fCLK	Clock Frequency	(Note 6)	0		25	0		25	MHz
tw	Pulse Width	Clock	25			25			ns
	(Note 6)	Clear	20			20			115
t _{SU}	Setup Time	Data	20			20			
	(Note 6)	Enable P	34			34			ns
		Load	25			25			115
	Cl	Clear (Note 5)	20			20			1
t _H	Hold Time (Note		0			0			ns
T _A	Free Air Operatin	g Temperature	-55		125	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Мах	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$		2.4	3.4		v
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IH} &= \text{Min}, \text{V}_{IL} = \text{Max} \end{split}$			0.2	0.4	v
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
IIH	High Level Input	V _{CC} = Max	Enable T			80	
	Current	$V_{1} = 2.4V$	Clock			80	μΑ
			Others			40	
IIL	Low Level Input	$V_{CC} = Max$	Enable T			-3.2	
	Current	$V_{I} = 0.4V$	Clock			-3.2	mA
			Others			-1.6	

Symbol	Parameter	Conditio	ons	Min	Typ (Note 1)	Мах	Unit
.03	Short Circuit	V _{CC} = Max (Note 2)	DM54	-20		-57	– mA
	Output Current		DM74	-20		-57	
Іссн	Supply Current	V _{CC} = Max (Note 3)	DM54			85	mA
	with Outputs High		DM74		59	94	
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max (Note 4)	DM54			91	mA
			DM74		63	101	

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CCH} is measured with the LOAD high, then again with the LOAD low, with all inputs high and all outputs open.


Note 4: ICCL is measured with the CLOCK high, then again with the CLOCK input low, with all inputs low and all outputs open.


Note 5: Applies to 163 which has synchronous clear inputs. Note 6: $T_{\rm A}=25^{\circ}{\rm C}$ and $V_{\rm CC}=5{\rm V}.$


Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol Pa	Parameter	From (Input)	$R_L = 400 \Omega$	Units	
	Farameter	To (Output)	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock (Load High) to Q		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock (Load High) to Q		23	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock (Load Low) to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock (Load Low) to Q		29	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear (Note 7) to Q		38	ns


Note 7: Propagation delay for clearing is measured from the clear input for the 161 or from the clock input transition for the 163.

















National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.