

Others

Panasonic

DN8667NS

8-Bit Shift Register Latch Constant Current Driver IC**■ Overview**



The DN8667NS is a semiconductor integrated circuit which incorporates a 8-bit shift register, a latch driver and a constant current driver to satisfy the demand for equalization of LED panel brightness. It also incorporates the serial-in and serial-out/parallel-out functions. It employs the Bi-CMOS process : The 8-step shift register block and latch block consist of CMOS while the 8-step parallel driver block is bipolar.

■ Features

- Serial-in, serial-out/parallel-out
- Cascade connection possible
- Constant current output (0 to 100 mA able to be set by one external resistor)
- Output-forced ON/OFF terminal attached (EN)
- Input/Output CMOS compatible

■ Application

- LED panel drive

**■ Block Diagram**

■ Absolute Maximum Rating (Ta = 25°C)

Parameter	Symbol	Rating	Unit
Supply voltage	V _{CC}	0 to + 7.0	V
Output voltage	V _O	0 to + 14	V
Output current	I _O	150	mA
Power dissipation*	P _D	1.28	W
Operating ambient temperature	T _{opr}	-20 to + 85	°C
Storage temperature	T _{stg}	-55 to + 150	°C

* For printed board SM, it decreases with rate of 10.24 mW/°C from Ta = 25 °C.

■ Recommended Operation Range (Ta=25 °C)

Parameter	Symbol	Range
Operating supply voltage	V _{CC}	4.5V to 5.5V

■ Electrical Characteristics (V_{CC}=5V,Ta=25 ± 2°C)

Parameter	Symbol	Condition			min	typ	max	Unit		
Input voltage	V _{T+}	$\begin{cases} V_{SOUT} = 0.1, V_{CC} - 0.1V \\ I_{SOUT} = 20\mu A \end{cases}$			0.35V _{CC}	—	0.7V _{CC}	V		
	V _{T-}	$\begin{cases} I_O (\bar{Q}_n) = -10\mu A, 90mA \\ V_O (\bar{Q}_n) = 0.6V I_{ref} = -2.5mA \end{cases}$			0.2V _{CC}	—	0.55V _{CC}	V		
Input current	I _{IH}	V _{IH} = 5.0V			—	—	25	μA		
	I _{IL}	V _{IL} = 0V			-25	—	—	μA		
Output voltage (SOUT)	V _{OH}	I _{OH} = -0.4mA			4.0	—	—	V		
	V _{OL}	I _{OL} = 1.6mA			—	—	0.5	V		
Output current 1 (\bar{Q}_n)	I _{O1}	V _O (\bar{Q}_n) = 0.5V			—	—	100	mA		
Output current 2 (\bar{Q}_n)	I _{O1}	V _{CC} = 5.0V, I _{ref} = -12mA			83	—	117	mA		
Output current error between bits	D _{I0}	V _O (\bar{Q}_n) = 1.0V			—	—	±6	%		
Output leak current	I _{OLK}	V _O = 14V (Output OFF)			—	—	25	μA		
Supply current	I _{CC1}	Trailing Driver Output Ω	OFF	V _{CC} =5.5V	I _{ref} = 0mA	—	—	2 mA		
	I _{CC2}				I _{ref} = -2.5mA	—	—	20 mA		
	I _{CC3}				I _{ref} = -2.5mA	—	—	30 mA		
Clock frequency	f _{CLK}	CLK		Input Duty 40 to 60%		—	—	20 MHz		
Input pulse width	t _w	CLK		V _{CC} =5.0V R _L =50Ω C _L =15pF	20	—	—	ns		
		STB			20	—	—	ns		
Setting-up time	t _{su}	SIN			20	—	—	ns		
		STB			15	—	—	ns		
Holding time	t _h	SIN			20	—	—	ns		
		STB			10	—	—	ns		
Clock pulse rise time	t _r				—	—	500	ns		
Clock pulse fall time	t _f				—	—	500	ns		


Note) V_{CC}= 5V unless otherwise specified.

■ Pin Descriptions

Pin No.	Symbol	Pin name	Description
1	DGND	Digital ground	Digital ground
2	SIN	Serial data input	It is the serial data input terminal for shift register.
3	CLK	Clock input	The value of shift register shifts at the rising edge of clock input.
4	STB	Strobe input	Setting the STB input to "H" forwards the data of shift register to the latch. When the STB input is set to "L", even if the value of shift register changes, the value of latch is not changed.
5 7,8 10,11 13,14 16	\bar{Q}_n	Driver output	It outputs signals by using the polarity opposite to that of data taken into the latch. For example, when the value of serial input is "H", the output becomes "L" level and the output is turned on. The output takes open collector form of NPN transistor.
6 9,12 15	PGND	Output ground	Output ground
17	EN	Enabling input	When the EN input is set to "H", all the outputs are turned off, independent of condition of shift register or latch driver.
18	SOUT	Serial data output	It is the terminal which performs the serial-output of data inputted from the SIN.
19	RC	Constant current setting input	<p>It connects the external resistor between RC and GND and sets the current of output block.</p> <p>* Output current calculation : ** RC terminal setting calculation :</p> $I_o(\bar{Q}_n) \approx \frac{20 \times V_{CC} (V)}{R_{RC} (\Omega) + 90}$ $I_{RC} \approx \frac{V_{CC} (V)}{2 \times R_{RC} (\Omega) + 180}$ <p>or $R_{RC} \approx \frac{1}{2} \left(\frac{V_{CC} (V)}{I_{RC} (A)} - 180 \right)$</p>
20	V _{CC}	V _{CC}	Supply terminal

$$\begin{aligned}
 * \text{ Calculation example } I_o(\bar{Q}_n) &\approx \frac{20 \times 5}{910 + 90} & ** \text{ Calculation example } R_{RC} &\approx \frac{1}{2} \left(\frac{5}{0.0025} - 180 \right) \\
 V_{CC} = 5V & & V_{CC} = 5V & \\
 R_{RC} = 910\Omega & & I_{RC} = 0.0025A & \\
 I_o(\bar{Q}_n) &\approx 100mA & R_{RC} &\approx 910 (\Omega)
 \end{aligned}$$

■ Application Circuit



■ Function Table (Note)

Input				Output			
CLK	STB	EN	SIN	$\overline{Q_0}$	$\overline{Q_m}$	$\overline{Q_7}$	SOUT
↑	H	L	Q_n	$\overline{Q_n}$	$\overline{Q_{m-1}}$	$\overline{Q_6}$	Q_6
↑	L	L	Q_n	nc	nc	nc	Q_6
↑	×	H	Q_n	H	H	H	Q_6
↓	×	×	Q_n	nc	nc	nc	nc

(Note)

H : High level,

L : Low level,

× : H or L


 Q_m, Q_n : H or L.However, for Q_n , "H"= OFF, "L"= ON.

↑ : Shift from L to H,

↓ : Shift from H to L

nc : No change

■ Characteristics Curve



■ Timing Chart

