June 1988

National Semiconductor

# DP8212/DP8212M 8-Bit Input/Output Port

#### **General Description**


**Features** 

The DP8212/DP8212M is an 8-bit input/output port contained in a standard 24-pin dual-in-line package. The device, which is fabricated using Schottky Bipolar technology, is part of National Semiconductor's 8080A support family. The DP8212/DP8212M can be used to implement latches, gated buffers, or multiplexers. Thus, all of the major peripheral and input/output functions of a microcomputer system can be implemented with this device.

The DP8212/DP8212M includes an 8-bit latch with TRI-STATE® output buffers, and device selection and control logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

- 8-Bit data latch and buffer
- Service request flip-flop for generation and control of interrupts
- 0.25 mA input load current
- TRI-STATE TTL output drive capability
- Outputs sink 15 mA
- Asynchronous latch clear
- 3.65V output for direct interface to INS8080A
- Reduces system package count by replacing buffers, latches, and multiplexers in microcomputer systems







### **Absolute Maximum Ratings**

Maximum Power Dissipation\* at 25°C

All Input Voltages

Cavity Package

Molded Package

**Output Currents** 

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Storage Temperature  $-65^{\circ}$ C to  $+160^{\circ}$ C All Output or Supply Voltages -0.5V to +7V

Operating Conditions				
	Min	Max	Units	
Supply Voltage (V <sub>CC</sub> )				
DP8212M	4.50	5.50	V <sub>DC</sub>	
DP8212	4.75	5.25	V <sub>DC</sub>	
Operating Temperaure (T <sub>A</sub> )				
DP8212M	-55	+ 125	°C	
DP8212	0	+75	°C	

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

\*Derate cavity package 12.7 mW/°C above 25°C; derate molded package 16.0 mW/°C above 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
I <sub>F</sub>	Input Load Current, STB, DS2, CLR, DI <sub>1</sub> -DI <sub>8</sub> Inputs	$V_{F} = 0.45 V$				-0.25	mA
١ <sub>F</sub>	Input Load Current, MD Input	$V_{F} = 0.45 V$				-0.75	mA
١ <sub>F</sub>	Input Load Current, DS1 Input	$V_{F} = 0.45V$				-1.0	mA
I <sub>R</sub>	Input Leakage Current STB, DS2, CLR, DI <sub>1</sub> -DI <sub>8</sub> Inputs	$V_{R} = V_{CC} Max$				10	μΑ
I <sub>R</sub>	Input Leakage Current, MD Input	V <sub>R</sub> = V <sub>CC</sub> Max				30	μΑ
I <sub>R</sub>	Input Leakage Current, DS1 Input	V <sub>R</sub> = V <sub>CC</sub> Max				40	μΑ
V <sub>C</sub>	Input Forward Voltage Clamp	$I_{\rm C}=-5{\rm mA}$				-1	V
VIL	Input "Low" Voltage		DP8212M			0.08	V
			DP8212			0.85	V
VIH	Input "High" Voltage			2.0			V
V <sub>OL</sub>	Output "Low" Voltage	$I_{OL} = 10 \text{ mA}$	DP8212M			0.45	V
		$I_{OL} = 15 \text{ mA}$	DP8212			0.45	V
V <sub>OH</sub>	Output ''High'' Voltage	I <sub>OH</sub> = 0.5 mA	DP8212M	3.40	4.0		V
		I <sub>OH</sub> = 1.0 mA	DP8212	3.65	4.0		V
I <sub>SC</sub>	Short-Circuit Output Current	$V_{O} = 0V, V_{CC} = 5V$		-15		-75	mA
I <sub>O</sub>	Output Leakage Current, High Impedance State	$V_{O} = 0.45 V/V_{CC} Max$				20	μΑ
ICC	Power Supply Current		DP8212M		90	145	mA
			DP8212		90	130	mA

## $\label{eq:constraint} \textbf{Electrical Characteristics} \; \mathsf{Min} \leq \mathsf{T}_{A} \leq \mathsf{Max}, \mathsf{Min} \leq \mathsf{V}_{CC} \leq \mathsf{Max}, \mathsf{unless otherwise noted}$

 $-\,1.0V$  to 5.5V

125 mA


1903 mW


2005 mW


## $\label{eq:capacitance} \textbf{Capacitance}^{*} ~ \texttt{F} = 1 ~ \texttt{MHz}, \texttt{V}_{\texttt{BIAS}} = 2.5\texttt{V}, \texttt{V}_{\texttt{CC}} = 5\texttt{V}, \texttt{T}_{\texttt{A}} = 25^{\circ}\texttt{C}$

Symbol	Parameter	Min	Тур	Max	Units
C <sub>IN</sub>	DS1, MD Input Capacitance		9	12	pF
C <sub>IN</sub>	DS2, CLR, STB, DI1-DI8 Input Capacitance		5	9	pF
COUT	DO1-DO8 Output Capacitance		8	12	pF

\*This parameter is sampled and not 100% tested.







#### Logic Tables

Logic Table A					
STB	MD	(DS <sub>1</sub> •DS <sub>2</sub> )	Data Out Equals		
0	0	0	TRI-STATE		
1	0	0	TRI-STATE		
0	1	0	DATA LATCH		
1	1	0	DATA LATCH		
0	0	1	DATA LATCH		
1	0	1	DATA IN		
0	1	1	DATA IN		
1	1	1	DATA IN		
L					

CLR ~\_ resets data latch to the output low state.

The data latch clock is level sensitive, a low level clock latches the data.

Logic Table B

CLR	(DS1•DS2)	STB	Q*	INT
0 RESET	0	0	0	1
1	0	0	0	1
1	0	~_	1	0
1	1 RESET	0	0	0
1	0	0	0	1

\*Internal Service Request flip-flop.

#### **Functional Pin Definitions**

The following describes the function of all the DP8212/ DP8212M input/output pins. Some of these descriptions reference internal circuits.

#### INPUT SIGNALS

**Device Select (\overline{DS\_1}, DS\_2):** When  $\overline{DS_1}$  is low and  $DS_2$  is high, the device is selected. The output buffers are enabled and the service request flip-flop is asynchronously reset (cleared) when the device is selected.

**Mode (MD):** When high (output mode), the output buffers are enabled and the source of the data latch clock input is the device selection logic (DS<sub>1</sub> • DS<sub>2</sub>). When low (input mode), the state of the output buffers is determined by the device selection logic (DS<sub>1</sub> • DS<sub>2</sub>) and the source of the data latch clock input is the strobe (STB) input.

**Strobe (STB):** Used as data latch clock input when the mode (MD) input is low (input mode). Also used to synchronously set the service request flip-flop, which is negative edge triggered.

**Data In (Dl<sub>1</sub>-Dl<sub>8</sub>):** Eight-bit data input to the data latch, which consists of eight D-type flip-flops. Incorporating a level sensitive clock while the data latch clock input is high, the Q output of each flip-flop follows the data input. When the clock input returns low, the data latch stores the data input. The clock input high overrides the clear ( $\overline{CLR}$ ) input data latch reset.


**Clear** (**CLR**): When low, asynchronously resets (clears) the data latch and the service request flip-flop. The service request flip-flop is in the non-interrupting state when reset.

#### OUTPUT SIGNALS

**Data Out (DO<sub>1</sub>–DO<sub>8</sub>):** Eight-bit data output of data buffers, which are TRI-STATE, non-inverting stages. These buffers have a common control line that either enables the buffers to transmit the data from the data latch outputs or disables the buffers by placing them in the high-impedance state.

### **Connection Diagram**


#### **Dual-In-Line Package**





TL/F/6824-6


Top View Order Number DP8212J, DP8212N or DP8212MJ

See NS Package Number J24A or N24A









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.