

June 1988

DP8212/DP8212M 8-Bit Input/Output Port

General Description


The DP8212/DP8212M is an 8-bit input/output port contained in a standard 24-pin dual-in-line package. The device, which is fabricated using Schottky Bipolar technology, is part of National Semiconductor's 8080A support family. The DP8212/DP8212M can be used to implement latches, gated buffers, or multiplexers. Thus, all of the major peripheral and input/output functions of a microcomputer system can be implemented with this device.

The DP8212/DP8212M includes an 8-bit latch with TRI-STATE® output buffers, and device selection and control logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

Features

- 8-Bit data latch and buffer
- Service request flip-flop for generation and control of interrupts
- 0.25 mA input load current
- TRI-STATE TTL output drive capability
- Outputs sink 15 mA
- Asynchronous latch clear
- 3.65V output for direct interface to INS8080A
- Reduces system package count by replacing buffers, latches, and multiplexers in microcomputer systems

8080A Microcomputer Family Block Diagram



TL/F/6824-1

TRI-STATE® is a registered trademark of National Semiconductor Corp.

DP8212/DP8212M 8-Bit Input/Output Port



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +160°C
All Output or Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to 5.5V
Output Currents	125 mA
Maximum Power Dissipation* at 25°C	
Cavity Package	1903 mW
Molded Package	2005 mW

*Derate cavity package 12.7 mW/°C above 25°C; derate molded package 16.0 mW/°C above 25°C.

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})			
DP8212M	4.50	5.50	V_{DC}
DP8212	4.75	5.25	V_{DC}
Operating Temperature (T_A)			
DP8212M	-55	+125	°C
DP8212	0	+75	°C

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

Electrical Characteristics

Min $\leq T_A \leq$ Max, Min $\leq V_{CC} \leq$ Max, unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
I_F	Input Load Current, STB, DS2, \overline{CLR} , DI ₁ -DI ₈ Inputs	$V_F = 0.45V$			-0.25	mA	
I_F	Input Load Current, MD Input	$V_F = 0.45V$			-0.75	mA	
I_F	Input Load Current, $\overline{DS1}$ Input	$V_F = 0.45V$			-1.0	mA	
I_R	Input Leakage Current STB, DS2, \overline{CLR} , DI ₁ -DI ₈ Inputs	$V_R = V_{CC}$ Max			10	μA	
I_R	Input Leakage Current, MD Input	$V_R = V_{CC}$ Max			30	μA	
I_R	Input Leakage Current, $\overline{DS1}$ Input	$V_R = V_{CC}$ Max			40	μA	
V_C	Input Forward Voltage Clamp	$I_C = -5$ mA			-1	V	
V_{IL}	Input "Low" Voltage	DP8212M			0.08	V	
		DP8212			0.85	V	
V_{IH}	Input "High" Voltage		2.0			V	
V_{OL}	Output "Low" Voltage	$I_{OL} = 10$ mA	DP8212M			0.45	V
		$I_{OL} = 15$ mA	DP8212			0.45	V
V_{OH}	Output "High" Voltage	$I_{OH} = 0.5$ mA	DP8212M	3.40	4.0		V
		$I_{OH} = 1.0$ mA	DP8212	3.65	4.0		V
I_{SC}	Short-Circuit Output Current	$V_O = 0V, V_{CC} = 5V$	-15		-75	mA	
$ I_O $	Output Leakage Current, High Impedance State	$V_O = 0.45V/V_{CC}$ Max			20	μA	
I_{CC}	Power Supply Current	DP8212M		90	145	mA	
		DP8212		90	130	mA	

Capacitance*

F = 1 MHz, $V_{BIAS} = 2.5V, V_{CC} = 5V, T_A = 25^\circ C$

Symbol	Parameter	Min	Typ	Max	Units
C_{IN}	DS1, MD Input Capacitance		9	12	pF
C_{IN}	DS2, \overline{CLR} , STB, DI ₁ -DI ₈ Input Capacitance		5	9	pF
C_{OUT}	DO1-DO8 Output Capacitance		8	12	pF

*This parameter is sampled and not 100% tested.

Switching Characteristics $\text{Min} \leq T_A \leq \text{Max}, \text{Min} \leq V_{CC} \leq \text{Max}$

Symbol	Parameter	Conditions	DP8212M		DP8212		Units
			Min	Max	Min	Max	
t_{PW}	Pulse Width		40		30		ns
t_{PD}	Data to Output Delay	(Note 1)		30		30	ns
t_{WE}	Write Enable to Output Delay	(Note 1)		50		40	ns
t_{SET}	Data Set-Up Time		20		15		ns
t_H	Data Hold Time		30		20		ns
t_R	Reset to Output Delay	(Note 1)		55		40	ns
t_S	Set to Output Delay	(Note 1)		35		30	ns
t_E	Output Enable/Disable Time	(Note 2)		50		45	ns
t_C	Clear to Output Delay	(Note 1)		65		55	ns



Note 1: $C_L = 30 \text{ pF}$

Note 2: $C_L = 30 \text{ pF}$ except for DP8212M


$t_E \text{ (DISABLE)} C_L = 5 \text{ pF}$

Switching Conditions

1. Input Pulse Amplitude = 2.5V.
2. Input Rise and Fall Times = 5 ns.
3. Between 1V and 2V Measurements made at 1.5V with 15 mA & 30 pF Test Load.
4. C_L includes jig and probe capacitance.
5. $C_L = 30 \text{ pF}$.
6. $C_L = 30 \text{ pF}$ except for DP8212M $t_E \text{ (DISABLE)} C_L = 5 \text{ pF}$




Timing Diagram



TL/F/6824-4

Logic Diagram



TL/F/6824-5

Logic Tables

Logic Table A

STB	MD	(DS ₁ •DS ₂)	Data Out Equals
0	0	0	TRI-STATE
1	0	0	TRI-STATE
0	1	0	DATA LATCH
1	1	0	DATA LATCH
0	0	1	DATA LATCH
1	0	1	DATA IN
0	1	1	DATA IN
1	1	1	DATA IN

CLR \sim resets data latch to the output low state.

The data latch clock is level sensitive, a low level clock latches the data.

Logic Table B

CLR	(DS ₁ •DS ₂)	STB	Q*	INT
0 RESET	0	0	0	1
1	0	0	0	1
1	0	\sim	1	0
1	1 RESET	0	0	0
1	0	0	0	1

*Internal Service Request flip-flop.

Functional Pin Definitions

The following describes the function of all the DP8212/DP8212M input/output pins. Some of these descriptions reference internal circuits.

INPUT SIGNALS

Device Select (\overline{DS}_1 , DS₂): When \overline{DS}_1 is low and DS₂ is high, the device is selected. The output buffers are enabled and the service request flip-flop is asynchronously reset (cleared) when the device is selected.

Mode (MD): When high (output mode), the output buffers are enabled and the source of the data latch clock input is the device selection logic (DS₁ • DS₂). When low (input mode), the state of the output buffers is determined by the device selection logic (DS₁ • DS₂) and the source of the data latch clock input is the strobe (STB) input.

Strobe (STB): Used as data latch clock input when the mode (MD) input is low (input mode). Also used to synchronously set the service request flip-flop, which is negative edge triggered.

Data In (DI₁–DI₈): Eight-bit data input to the data latch, which consists of eight D-type flip-flops. Incorporating a level sensitive clock while the data latch clock input is high, the Q output of each flip-flop follows the data input. When the clock input returns low, the data latch stores the data input. The clock input high overrides the clear (CLR) input data latch reset.


Clear (CLR): When low, asynchronously resets (clears) the data latch and the service request flip-flop. The service request flip-flop is in the non-interrupting state when reset.

OUTPUT SIGNALS

Interrupt (\overline{INT}): Goes low (interrupting state) when either the service request flip-flop is synchronously set by the strobe (STB) input or the device is selected.

Data Out (DO₁–DO₈): Eight-bit data output of data buffers, which are TRI-STATE, non-inverting stages. These buffers have a common control line that either enables the buffers to transmit the data from the data latch outputs or disables the buffers by placing them in the high-impedance state.

Connection Diagram




TL/F/6824-6

Top View


Order Number DP8212J, DP8212N
or DP8212MJ

See NS Package Number J24A or N24A


Applications in Microcomputer Systems




TL/F/6824-7



TL/F/6824-8




TL/F/6824-9



TL/F/6824-10


Physical Dimensions inches (millimeters)



Ceramic Dual-In-Line Package (J)
Order Number DP8212J or DP8212MJ
NS Package Number J24A

J24A (REV H)

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N)
Order Number DP8212N
NS Package Number N24A

N24A (REV E)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: cnjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408