

February 1996

DP8308 8-Bit TRI-STATE® Bidirectional Transceiver (Non-Inverting)

General Description


The DP8308 is a high speed Schottky 8-bit TRI-STATE bidirectional transceiver designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. It is capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (V_{OH}) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, it features glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP8308 is featured with $\overline{\text{Transmit}}$ ($\overline{\text{T}}$) and $\overline{\text{Receive}}$ ($\overline{\text{R}}$) control inputs.

Features

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Independent T and R controls for versatility
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down


Logic and Connection Diagrams



Logic Table

Control Inputs		Resulting Conditions			
Transmit	Transmit Receive		B Port		
1	0	OUT	IN		
0	1	IN	OUT		
1	1	TRI-STATE	TRI-STATE		
0	0	Both Active*			

^{*}This is not an intended logic condition and may cause oscillations.



Top View
Order Number DP8308N
See NS Package Number N20A

TRI-STATE® is a registered trademark of National Semiconductor Corp.

©1996 National Semiconductor Corporation

TL/F/8795

RRD-B30M36/Printed in U. S. A.

http://www.national.com



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Output Voltage 5.5V Storage Temperature -65°C to +150°C Maximum Power Dissipation* at 25°C

1667 mW Cavity Package

Molded Package 1832 mW Lead Temperature (soldering, 4 sec.) 260°C

*Derate cavity package 11.1 mW/°C above 25°C; derate molded package 14.7 mW/°C above 25°C.

Conditions

Recommended Operating

	Min	Max	Units
Supply Voltage (V _{CC})			
DP7308	4.5	5.5	V
DP8308	4.75	5.25	V
Temperature (T _A)			
DP7308	-55	+ 125	°C
DP8308	0	+70	°C

DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
A PORT	(A0-A7)						
V _{IH}	Logical "1" Input Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$		2.0			٧
V _{IL}	Logical "0" Input Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	DP8308			8.0	٧
			DP7308			0.7	٧
V_{OH}	Logical "1" Output Voltage	$\overline{T} = 2.0V, \overline{R} = V_{IL}$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.7		V
			$I_{OH} = -3 \text{ mA}$	2.7	3.95		V
V_{OL}	Logical "0" Output Voltage		$I_{OL} = 16 \text{ mA } (8308)$		0.35	0.5	V
		$\overline{R} = V_{IL}$	$I_{OL} = 8 \text{ mA (both)}$		0.3	0.4	V
los	Output Short Circuit Current	$\overline{T} = 2.0V, \overline{R} = V_{IL}, V_O = 0V$ $V_{CC} = Max (Note 4)$		-10	-38	-75	mA
I _{IH}	Logical "1" Input Current	$\overline{T} = V_{IL}, \overline{R} = 2.0V, V_{IH} = 2.7$	'V		0.1	80	μΑ
II	Input Current at Maximum Input Voltage	$\overline{R} = \overline{T} = 2.0V, V_{CC} = Max, V_{CC}$	$\overline{R} = \overline{T} = 2.0V$, $V_{CC} = Max$, $V_{IH} = 5.25V$			1	mA
I _{IL}	Logical "0" Input Current	$\overline{T} = V_{IL}, \overline{R} = 2.0V, V_{IN} = 0.4$	V		-70	-200	μΑ
V_{CLAMP}	Input Clamp Voltage	$\overline{T} = \overline{R} = 2.0V$, $I_{IN} = -12 \text{ m/s}$	4		-0.7	-1.5	٧
lod	Output/Input	$\overline{T} = \overline{R} = 2.0V$	$V_{IN} = 0.4V$			-200	μΑ
	TRI-STATE Current	$V_{IN} = 4.0V$				80	μΑ
B PORT	(B0-B7)						
V _{IH}	Logical "1" Input Voltage	$\overline{T} = 2.0V, \overline{R} = V_{IL}$	_	2.0			V
V_{IL}	Logical "0" Input Voltage	$\overline{T} = 2.0V, \overline{R} = V_{IL}$	2.0 DP8308	0.8	V		
			DP7308			0.7	V
V _{OH} Logical "1" Output Vo	Logical "1" Output Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.8		V
			$I_{OH} = -5 \text{ mA}$	2.7	3.9		V
			$I_{OH} = -10 \text{ mA}$	2.4	3.6		V
V _{OL} Logical "	Logical "0" Output Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	$I_{OL} = 20 \text{ mA}$		0.3	0.4	V
			$I_{OL} = 48 \text{ mA}$		0.4	0.5	V
los	Output Short Circuit Current	$\overline{T} = V_{IL}, \overline{R} = 2.0V, V_{O} = 0V,$ $V_{CC} = Max (Note 4)$		-25	-50	-150	mA
I _{IH}	Logical "1" Input Current	$\overline{T} = 2.0V, \overline{R} = V_{IL}, V_{IH} = 2.7V$			0.1	80	μΑ
I _I	Input Current at Maximum Input Voltage	$\overline{T} = \overline{R} = 2.0V$, $V_{CC} = Max$, $V_{IH} = 5.25V$. 1	mA
I _{IL}	Logical "0" Input Current	$\overline{T} = 2.0V, \overline{R} = V_{IL}, V_{IN} = 0.4V$			-70	-200	μΑ
V _{CLAMP}	Input Clamp Voltage	$\overline{T} = \overline{R} = 2.0V$, $I_{IN} = -12 \text{ m/s}$	Α		-0.7	-1.5	٧
I _{OD}	Output/Input	$\overline{T} = \overline{R} = 2.0V$	$V_{IN} = 0.4V$			-200	μΑ
	TRI-STATE Current		$V_{IN} = 4.0V$			+200	μΑ

Symbol	Parameter		Conditions M		Min	Тур		Max	Unit
CONTRO	L INPUTS T, R								
V_{IH}	Logical "1" Input Voltage				2.0				٧
VIL	Logical "0" Input Voltage			DP8308				0.8	٧
				DP7308				0.7	V
I _{IH}	Logical "1" Input Current	V _{IH} = 2.7	V			0.5	5	20	μΑ
lı	Maximum Input Current	V _{CC} = Ma	$ax, V_{IH} = 5.25V$				1.0		mA
I _{IL}	Logical "0" Input Current V _{IL} = 0.4		V	R		-0.	.1	-0.25	mA
				Ŧ		-0.2	25	-0.5	mA
V _{CLAMP}	Input Clamp Voltage	$I_{IN} = -12$	2 mA			-0.	.8	-1.5	٧
POWER S	SUPPLY CURRENT								
Icc	Power Supply Current	$\overline{T} = \overline{R} = $	$2.0V, V_{IN} = 0.4V, V_{C}$	_C = Max		70		100	mΑ
	$\overline{T} = V_{INA} = 0.4V, \overline{R}$		$=$ 0.4V, \overline{R} = 2V, V_{CC}	= Max		90		140	mΑ
AC EI	ectrical Characteri	stics v _{cc}	$= 5V, T_A = 25^{\circ}C$			_	_		
Symbol	Parameter			itions		Min	Тур	Max	Uni
	DATA/MODE SPECIFICATION	S							
t _{PDHLA}	Propagation Delay to a Logic B Port to A Port		$\overline{T} = 2.4V, \overline{R} = 0.4$ $R1 = 1k, R2 = 5k$	$\overline{T} = 2.4V, \overline{R} = 0.4V$ (Figure A)			14	18	ns
	Propagation Delay to a Logical "1" from		$\overline{T} = 2.4V, \overline{R} = 0.4$	•					
t _{PDLHA}	B Port to A Port	ai i irom	R1 = 1k, R2 = 5k	, C1 = 30 pF		13 18		18	ns
t _{PLZA}	Propagation Delay from a Log TRI-STATE from \overline{R} to A Port	gical "0" to	B0 to B7 = 0.4V, \overline{T} = 2.4V (Figure B) S3 = 1, R5 = 1k, C4 = 15 pF				11	15	ns
t _{PHZA}	Propagation Delay from a Log TRI-STATE from \overline{R} to A Port	gical "1" to	B0 to B7 = 2.4V, \overline{T} = 2.4V (Figure B) S3 = 0, R5 = 1k, C4 = 15 pF			8	15	ns	
t _{PZLA}	Propagation Delay from TRI- a Logical "0" from R to A Pol		B0 to B7 = 0.4V, T = 2.4V (Figure B) S3 = 1, R5 = 1k, C4 = 30 pF				24	35	ns
t _{PZHA}	Propagation Delay from TRI- a Logical "1" from R to A Po		B0 to B7 = 2.4V, T = 2.4V (Figure B) S3 = 0, R5 = 5k, C4 = 30 pF				21	30	ns
B PORT D	ATA/MODE SPECIFICATION	s							
t _{PDHLB}	Propagation Delay to a Logical "0" from A Port to B Port		$\overline{T} = 0.4V, \overline{R} = 2.4$	V (Figure A)					
			R1 = 100Ω , R2 = 1k, C1 = 300 pF				18	23	ns
			R1 = 667Ω , R2 = $5k$, C1 = $45 pF$ $\overline{T} = 0.4V$, $\overline{R} = 2.4V$ (Figure A)			11	18	ns	
^t PDLHB	Propagation Delay to a Logical "1" from A Port to B Port		R1 = 0.4V, R = 2.4 $R1 = 100\Omega, R2 =$		ο _P F	pF		23	ns
				$R1 = 667\Omega$, $R2 = 5k$, $C1 = 45 pF$			11	18	ns
t _{PLZB}	Propagation Delay from a Lor TRI-STATE from \overline{T} to B Port	opagation Delay from a Logical "0" to RI-STATE from T to B Port		A0 to A7 = 0.4V, \overline{R} = 2.4V (Figure B) S3 = 1, R5 = 1k, C4 = 15 pF			13	18	ns
t _{PHZB}	Propagation Delay from a Lo	,		A0 to A7 = 2.4V, \overline{R} = 2.4V (Figure B) S3 = 0, R5 = 1k, C4 = 15 pF			8	15	ns
t _{PZLB}	Propagation Delay from TRI- a Logical "0" from T to B Por		A0 to A7 = 0.4V, F S3 = 1, R5 = 100 S3 = 1, R5 = 667	Ω , C4 = 300	pF	1 1 1		35 25	n: n:
t _{PZHB}	Propagation Delay from TRI- a Logical "1" from T to B Por		to A0 to A7 = 2.4V, \overline{R} = 2.4V (Figure B) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF			24	35	ns	

AC Electrical Characteristics (Continued)


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for $V_{CC} = 5V$ and $T_A = 25^{\circ}C$.


Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Switching Time Waveforms and AC Test Circuits




TL/F/8795-3



Note: C1 includes test fixture capacitance.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port




PORT 2.4 V O S4 CONTROL INPUT


PULSE GENERATOR

PULSE GEN

TL/F/8795-6

Note: C4 includes test fixture capacitance. Port input is in a fixed logical condition. See AC Table. FIGURE B. Propagation Delay to/from TRI-STATE from \overline{R} to A Port and \overline{T} to B Port





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959

Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com
Deutsch Tei: +49 (0) 180-530 85 85 English Tei: +49 (0) 180-532 78 32 Français Tei: +49 (0) 180-532 78 36 Italiano Tei: +49 (0) 180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2308 Fax: 81-043-299-2408