

May 1991

DP8406 (54F/74F632) 32-Bit Parallel Error Detection and Correction Circuit

General Description

The DP8406 device is a 32-bit parallel error detection and correction circuit (EDAC) in a 52-pin or 68-pin package. The EDAC uses a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDAC to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all LOWs or all HIGHs from memory will be

detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.


Read-modify-write (byte-control) operations can be performed by using output latch enable, LEDBO, and the individual $\overline{\text{OEB}}_0$ through $\overline{\text{OEB}}_3$ byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the Data Bit and Check Bit input latches. These will determine if the failure occurred in memory or in the EDAC.

Features

- Detects and corrects single-bit errors
- Detects and flags dual-bit errors
- Built-in diagnostic capability
- Fast write and read cycle processing times
- Byte-write capability
- Guaranteed 4000V minimum ESD protection
- Fully pin and function compatible Tľs with SN74ALS632A thru SN74ALS635 series

Simplified Functional Block




Byte-Write Device **Package** Output DP8406 52-Pin yes TRI-STATE® TRI-STATE® **DP8406** 68-Pin yes

FAST® and TRI-STATE® are registered trademarks of National Semiconductor Corporation



Logic Symbol




TL/F/9579-1

Unit Loading/Fan Out


			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
CB ₀ -CB ₆	Check Word Bit, Input	3.5/1.083	70 μΑ/ – 650 μΑ
	or TRI-STATE® Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
DB ₀ -DB ₃₁	Data Word Bit, Input	3.5/1.083	70 μΑ/ – 650 μΑ
	or TRI-STATE Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
$\overline{OEB}_0 - \overline{OEB}_3$	Output Enable Data Bits	1.0/1.0	20 μA/ - 0.6 mA
LEDBO	Output Latch Enable Data Bit	1.0/1.0	20 μA/ - 0.6 mA
OECB	Output Enable Check Bit	1.0/1.0	20 μA/ - 0.6 mA
S ₀ , S ₁	Select Pins	1.0/1.0	20 μA/ - 0.6 mA
ERR	Single Error Flag	50/33.3	-1 mA/20 mA
MERR	Multiple Error Flag	50/33.3	−1 mA/20 mA

Connection Diagrams





Order Number DP8406QV (74F632QC) See NS Package Number V52A Pin Assignment for LCC and PCC 68-Pin




NC-No internal connection

TL/F/9579-8

Order Number DP8406V (74F632VC) See NS Package Number V68A

Connection Diagram (Continued)

Pin Assignment for Side Brazed DIP



Functional Description

MEMORY WRITE CYCLE DETAILS

During a memory write cycle, the check bits (CB $_0$ through CB $_0$) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table II. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

ERROR DETECTION AND CORRECTION DETAILS

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the HIGH level.

The first case in Table III represents the normal, no-error conditions. The EDAC presents HIGHs on both flags. The next two cases of single-bit errors give a HIGH on MERR and a LOW on $\overline{\text{ERR}}$, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal LOWs on both $\overline{\text{ERR}}$ and $\overline{\text{MERR}}$, which is the interrupt indication for the CPU.

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits is correct, it is assumed that no error has occurred and both error flags will be HIGH.

TL/F/9579-2

Order Number DP8406D (74F632DC) See NS Package Number D52A

TABLE I. Write Control Function

Memory Cycle	EDAC Function	Cor S ₁	ntrol S ₀	Data I/O	DB Control OEB _n	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error ERR	Flags MERR
Write	Generate Check Word	L	L	Input	Н	Х	Output Check Bit*	L	Н	Н

*See Table II for details of check bit generation.

TABLE II. Parity Algorithm

														-																		
Check Word													32	-Bit	Dat	a W	ord															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB ₀	Х		Х	Х		Х					Х		Х	Х	Χ			Х			Χ		Х	Х	Х	Х		Х				Х
CB ₁				Х		Х		Х		Х		Х		Х	Χ	Х				Х		Х		х		х		Х		Х	Х	Х
CB ₂	Х		Х			Х	Х		Х			Х	Х			Х	Х		Х			Х	Х		Х			Х	Х			Х
CB ₃			Х	Х	Х				Х	Х	Х				Χ	Х			Х	Х	Χ				Х	х	Х				Х	Х
CB ₄	Х	Х							Х	Х	Х	Х	Х	Х			Х	Х							Х	Х	Х	Х	Х	X		
CB ₅	Х	Х	Х	Х	Χ	Х	Χ	Х									Х	Х	Х	Х	Χ	Х	Х	Х								
CB ₆	Х	Х	Х	Х	Х	Х	Х	Х																	х	х	Х	Х	Х	Х	Х	Х

The seven check bits are parity bits derived from the matrix of data bits as indicated by X for each bit.

TABLE III. Error Function

Total Numb	per of Errors	Erro	r Flags	Data Correction
32-Bit Data Word	7-Bit Check Word	ERR	MERR	Data Correction
0	0	Н	Н	Not Applicable
1	0	L	Н	Correction
0	1	L	Н	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt

H = HIGH Voltage Level L = LOW Voltage Level

(MERR) will remain HIGH.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set LOW. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single

Any 2-bit error will change the state of an even number of check bits. The 2-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set LOW when any 2-bit error is detected.

error flag (ERR) will be set LOW while the dual error flag

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all LOWs and all HIGHs will be detected.

As the corrected word is made available on the data I/O port (DB $_0$ through DB $_{31}$), the check word I/O port (CB $_0$ through CB $_6$) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table V for syndrome decoding.

READ-MODIFY-WRITE (BYTE CONTROL) OPERATIONS

The 'F632 device is capable of byte-write operations. The 39-bit word from memory must first be latched into the Data Bit and Check Bit input latches. This is easily accomplished by switching from the read and flag mode (S $_1=H,\,S_0=L)$ to the latch input mode (S $_1=H,\,S_0=H)$). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking $\overline{\text{LEDBO}}$ from a LOW to a HIGH.

Byte control can now be employed on the data word through the $\overline{\text{OEB}}_0$ through $\overline{\text{OEB}}_3$ controls. $\overline{\text{OEB}}_0$ controls DB_0-DB_7 (byte 0), $\overline{\text{OEB}}_1$ controls DB_8-DB_{15} (byte 1), $\overline{\text{OEB}}_2$ controls $DB_{16}-DB_{23}$ (byte 2), and $\overline{\text{OEB}}_3$ controls $DB_{24}-DB_{31}$ (byte 3). Placing a HIGH on the byte control will disable the output and the user can modify the byte. If a LOW is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking controls S_1 and S_0 LOW. Table VI lists the read-modify-write functions.

DIAGNOSTIC OPERATIONS

The 'F632 is capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control. In the diagnostic mode ($S_1 = L, S_0 = H$), the check word is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known check word. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be LOW. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be LOW. After the check word is latched into the input latch, it can be verified by taking OECB LOW. This outputs the latched check word. The diagnostic data word can be latched into the output data latch and verified. By changing from the diagnostic mode ($S_1 = L, S_0 = H$) to the correction mode ($S_1 = H, S_0$ = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table VII lists the diagnostic functions.

TABLE IV. Read, Flag and Correct Function

	, •										
Memory Cycle	EDAC Function	Con S ₁	trol S ₀	Data I/O	DB Control OEB _n	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR		
Read	Read & Flag	Н	L	Input	Н	Х	Input	Н	Enabled (Note 1)		
Read	Latch Input Data & Check Bits	Н	Н	Latched Input Data	н	L	Latched Input Check Word	н	Enabled (Note 1)		
Read	Output Corrected Data & Syndrome Bits	Н	Н	Output Corrected Data Word	L	Х	Output Syndrome Bits (Note 2)	L	Enabled (Note 1)		

Note 1: See Table III for error description. Note 2: See Table V for error location.

TABLE V. Syndrome Decoding

		Error					
6	5	4	3	2	1	0	2.101
L L L	L L L	L L L	L L L	L L L	L H H	L H L	unc 2-Bit 2-Bit unc
L L L	L L L	L L L	L L L	H H H	L H H	L H L	2-Bit unc unc 2-Bit (Note 2)
L L L	L L L	L L L	H H H	L L L	L H H	L H L	2-Bit unc DB ₃₁ 2-Bit
L L L	L L L	L L L	H H H	H H H	L H H	L H L	unc 2-Bit 2-Bit DB ₃₀
L L L	L L L	H H H	L L L	L L L	L H H	L H L	2-Bit unc DB ₂₉ 2-Bit
L L L	L L L	H H H	L L L	H H H	L H H	L H L	DB ₂₈ 2-Bit 2-Bit DB ₂₇
L L L	L L L	H H H	H H H	L L L	L H H	L H L	DB ₂₆ 2-Bit 2-Bit DB ₂₅
L L L	L L L	H H H	H H H	H H H	L L H	L H L	2-Bit DB ₂₄ unc 2-Bit

	Syndrome Bits										
6	5	4	3	2	1	0	Error				
L L L	H H H	L L L	L L L	L L L	L L H	L H L	2-Bit unc DB ₇ 2-Bit				
L L L	H H H	L L L	L L L	H H H	L L H H	L H L H	DB ₆ 2-Bit 2-Bit DB ₅				
L L L	H H H	L L L	H H H	L L L	L H H	L H L	DB ₄ 2-Bit 2-Bit DB ₃				
L L L	H H H	L L L	H H H	H H H	L H H	L H L	2-Bit DB ₂ unc 2-Bit				
L L L	H H H	H H H	L L L	L L L	L L H	L H L	DB ₀ 2-Bit 2-Bit unc				
L L L	H H H	H H H	L L L	H H H	L H H	L H L	2-Bit DB ₁ unc 2-Bit				
L L L	H H H	H H H	H H H	L L L	L H H	L H L	2-Bit unc unc 2-Bit				
L L L	H H H	H H H	H H H	H H H	L H H	L H L	unc 2-bit 2-bit CB ₆				

 $CB_X = Error$ in check bit X $DB_Y = Error$ in data bit Y 2-Bit = Double-bit error

 $\mathsf{unc} \, = \, \mathsf{Uncorrectable} \; \mathsf{multi-bit} \; \mathsf{error} \;$

Note: 2-bit and unc condition will cause both ERR and MERR to be LOW Note 1: Syndrome bits for all LOWs. MERR and ERR LOW for all LOWs, only ERR LOW for DB₃₀ error.

Note 2: Syndrome bits for all HIGHs.

TABLE V. Syndrome Decoding (Continued)

	Syndrome Bits										
6	5	4	3	2	1	0	Error				
H H H	L L L	L L L	L L L	L L L	L H H	L H L	2-Bit unc unc 2-Bit				
H H H	L L L	L L L	L L L	H H H	L H H	L H L	unc 2-Bit 2-Bit unc				
H H H	L L L	L L L	H H H	L L L	L H H	L H L H	unc 2-Bit 2-Bit DB ₁₅				
H H H	L L L	L L L	H H H	H H H	L H H	L H L	2-Bit unc DB ₁₄ 2-Bit				
H H H	L L L	H H H	L L L	L L L	L H H	L H L	unc 2-Bit 2-Bit DB ₁₃				
H H H	L L L	H H H	L L L	H H H	L H H	L H L	2-Bit DB ₁₂ DB ₁₁ 2-Bit				
H H H	L L L	H H H	H H H	L L L	L H H	L H L H	2-Bit DB ₁₀ DB ₉ 2-Bit				
H H H	L L L	H H H	H H H	H H H	L H H	L H L	DB ₈ 2-Bit 2-Bit CB ₅				

			Error				
6	5	4	3	2	1	0	Liioi
Н	Н	L	L	L	L	L	unc
Н	Н	L	L	L	L	Н	2-Bit
Н	Н	L	L	L	Н	L	2-Bit
Н	Н	L	L	L	Н	Н	DB ₂₃
Н	Н	L	L	Н	L	L	2-Bit
Н	Н	L	L	Н	L	Н	DB ₂₂
Н	Н	L	L	Н	Н	L	DB ₂₁
Н	Н	L	L	Н	Н	Н	2-Bit
Н	Н	L	Н	L	L	L	2-Bit
Н	Н	L	Н	Ļ	L	Н	DB ₂₀
H	H H	L L	H H	L L	H H	L H	DB ₁₉ 2-Bit
Н	Н	L	Н	Н	L	L	DB ₁₈
H	H H	L	H H	H H	L H	H L	2-Bit 2-Bit
Н	Н	L	Н	Н	Н	H	CB ₄
Н	Н.	Н					2-Bit
Н	Н	Н	L	L	L	Н	2-Bit DB ₁₆
H	H	H	Ĺ	Ĺ	H	Ľ	unc
H	H	H	Ē	Ē	H	H	2-Bit
Н	Н	Н	L	Н	L	L	DB ₁₇
Н	H	H	Ē	H	Ē	H	2-Bit
Н	Н	Н	Ē	H	H	Ĺ	2-Bit
Н	Н	Н	L	Н	Н	Н	CB ₃
Н	Н	Н	Н	L	L	L	unc (Note 1)
Н	Н	Н	Н	L	L	Н	2-Bit
Н	Н	Н	Н	L	Н	L	2-Bit
Н	Н	Н	Н	L	Н	Н	CB ₂
Н	Н	Н	Н	Н	L	L	2-Bit
Н	Н	Н	Н	Н	L	Н	CB ₁
Н	Н	Н	Н	Н	Н	L	CB ₀
Н	Н	Н	Н	Н	Н	Н	None

CB_X = Error in check bit X
DB_Y = Error in data bit Y
2-Bit = Double-bit error
unc = Uncorrectable multi-bit error

Note: 2-bit and unc condition will cause both ERR and MERR to be LOW Note 1: Syndrome bits for all LOWs. MERR and ERR LOW for all LOWs, only ERR LOW for DB₃₀ error.

Note 2: Syndrome bits for all HIGHs.

TABLE VI. Read-Modify-Write Function


Memory Cycle	EDAC Function	Con S ₁	itrol S ₀	BYTEn*	ŌEBn*	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR
Read	Read & Flag	Н	L	Input	Н	Х	Input	Н	Enabled
Read	Latch Input Data & Check Bits	Н	Н	Latched Input Data	н	L	Latched Input Check Word	Н	Enabled
Read	Latch Corrected			Latched			High Z	Н	
	Data Word into Output Latch	н	Н	Output Data Word	н	н	Output Syndrome Bits	L	Enabled
Modify/ Write	Modify Appropriate Byte or Bytes			Input Modified BYTE ₀	Н	Н	Output	L	н н
	& Generate New Check Word	L	L	Output Unchanged BYTE ₀	L	1	Check Word		11 11


^{*}OEB₀ controls DB₀-DB₇ (BYTE₀); OEB₁ controls DB₈-DB₁₅ (BYTE₁); OEB₂ controls DB₁₆-DB₂₃ (BYTE₂); OEB₃ controls DB₂₄-DB₃₁ (BYTE₃).

TABLE VII. Diagnostic Function

EDAC Function	Cor S ₁	ntrol S ₀	Data I/O	DB Byte Control OEB _n	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR
Read & Flag	Н	L	Input Correct Data Word	Н	Х	Input Correct Check Bits	Н	Н
Latch Input Check Word while Data Input Latch Remains Transparent	L	Н	Input Diagnostic Data Word*	Н	L	Latched Input Check Bits	Н	Enabled
Latch Diagnostic Data Word into Output Latch	L	Н	Input Diagnostic Data Word*	Н	н	Output Latched Check Bits	L	Enabled
						High Z	Н	
Latch Diagnostic Data Word into Input Latch	н	н	Latched Input Diagnostic	н	Н	Output Syndrome Bits	L	Enabled
			Data Word			High Z	Н	
Output Diagnostic Data Word & Syndrome Bits	н	Н	Output Diagnostic Data Word	L	н	Output Syndrome Bits	L	Enabled
			Data Word			High Z	Н	
Output Corrected Diagnostic Data Word & Output	Н	Н	Output Corrected Diagnostic	L	L	Output Syndrome Bits	L	Enabled
Syndrome Bits			Data Word			High Z	Н	

^{*}Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to $+150^{\circ}\text{C}$ Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$ Junction Temperature under Bias -55°C to $+175^{\circ}\text{C}$

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V
Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Current Applied to Output

in LOW State (Max)

twice the rated I_{OL} (mA) 4000V

ESD Last Passing Voltage (Min)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parame			54F/74	F	Units	Vcc	Conditions		
Symbol	Faranie		Min	Тур	Max	Jillis	VCC	Conditions		
V _{IH}	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				0.8	٧		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode V	'oltage			-1.2	٧	Min	$I_{\text{IN}} = -18 \text{ mA}$		
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			V	Min	$\begin{split} I_{OH} &= -1 \text{ mA } (\overline{\text{ERR}}, \overline{\text{MERR}}, \text{DB}_n, \text{CB}_n) \\ I_{OH} &= -3 \text{ mA } (\text{DB}_n, \text{CB}_n) \\ I_{OH} &= -1 \text{ mA } (\overline{\text{ERR}}, \overline{\text{MERR}}, \text{DB}_n, \text{CB}_n) \\ I_{OH} &= -3 \text{ mA } (\text{DB}_n, \text{CB}_n) \\ I_{OH} &= -1 \text{ mA } (\overline{\text{ERR}}, \overline{\text{MERR}}, \text{DB}_n, \text{CB}_n) \\ I_{OH} &= -3 \text{ mA } (\text{DB}_n, \text{CB}_n) \end{split}$		
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	٧	Min	$\begin{split} &I_{OL} = 20 \text{ mA (ERR, MERR, DB}_{n}, \text{CB}_{n}) \\ &I_{OL} = 20 \text{ mA (ERR, MERR)} \\ &I_{OL} = 24 \text{ mA (DB}_{n}, \text{CB}_{n}) \end{split}$		
Іін	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$		
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$		
I _{BVIT}	Input HIGH Current Breakdown (I/O)	54F 74F			1.0 0.5	mA	Max	$V_{IN} = 5.5V (CB_n, DB_n)$		
I _{CEX}	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$		
V _{ID}	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \ \mu\text{A}$ All Other Pins Grounded		
l _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded		
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$		
I _{IH} + I _{OZH}	Output Leakage Cur	rent			70	μΑ	Max	$V_{I/O} = 2.7V (CB_n, DB_n)$		
I _{IL} + I _{OZL}	Output Leakage Cur	rent			-650	μΑ	Max	$V_{I/O} = 0.5V (CB_n, DB_n)$		
lozh	Output Leakage Cur	rent			70	μΑ	Max	$V_{I/O} = 2.7V (CB_n, DB_n)$		
lozL	Output Leakage Cur	rent			-650	μΑ	Max	$V_{I/O} = 0.5V (CB_n, DB_n)$		
los	Output Short-Circuit	Current	-60		-150	mA	Max	V _{OUT} = 0V		
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V (CB_n, DB_n)$		
Icc	Power Supply Currer	nt			340	mA	Max	$T_A = 0$ °C-25°C		
Icc	Power Supply Current				325	mA	Max	$T_A = 25^{\circ}C - 70^{\circ}C$		


AC Electrical Characteristics 74F 54F 74F $T_{\hbox{\scriptsize A}}=\,+\,25^{\circ}\hbox{\scriptsize C}$ $\begin{array}{l} \mathbf{T_A,V_{CC}=Mil} \\ \mathbf{C_L=50\,pF} \end{array}$ T_A , $V_{CC} = Com$ $C_L = 50 pF$ V_{CC} = +5.0V C_L = 50 pF Symbol Parameter Units Тур Min Max Min Max Min Max Propagation Delay 14.0 27.0 31.0 4.0 t_{PLH} DB or CB to ERR 4.0 10.5 18.0 4.0 20.0 t_{PHL} Propagation Delay DB to ERR 4.0 27.0 21.0 4.0 31.0 t_{PLH} ns t_{PHL} 4.0 14.0 18.0 4.0 20.0 Propagation Delay DB or CB to MERR 5.0 17.0 27.0 5.0 31.0 t_{PLH} ns t_{PHL} 5.0 16.0 27.0 5.0 31.0 Propagation Delay DB to MERR tplH 5.0 23.0 27.0 5.0 31.0 ns 5.0 19.0 27.0 5.0 31.0 t_{PHL} Propagation Delay 4.0 12.0 16.0 4.0 20.0 t_{PLH} ns S₀ and S₁, LOW, to DB 4.0 12.0 16.0 4.0 20.0 t_{PHL} Propagation Delay 4.0 10.5 14.0 4.0 15.0 t_{PLH} ns S₁ to CB 4.0 14.0 4.0 15.0 9.0 t_{PHL} Propagation Delay S_0 or S_1 to \overline{ERR} or \overline{MERR} t_{PLH} 2.0 11.5 13.0 14.0 ns 16.0 Propagation Delay 25.0 4.0 23.0 4.0 t_{PLH} ns t_{PHL} DB to CB 4.0 18.0 23.0 4.0 25.0 Propagation Delay LEDBO to DB t_{PLH} 2.0 11.0 13.0 2.0 14.0 ns 2.0 11.0 13.0 2.0 14.0 t_{PHL} t_{PZH} Output Enable Time 1.0 6.0 10.0 1.0 10.0 ns OEB_n to DB 1.0 6.0 10.0 1.0 10.0 t_{PZL} t_{PHZ} Output Disable Time 10 5.0 10.0 1.0 10.0 ns OEB_n to DB 1.0 4.0 10.0 1.0 10.0 t_{PLZ} Output Enable Time 1.0 6.0 10.0 1.0 10.0 t_{PZH} ns OECB to CB 10.0 1.0 6.0 10.0 1.0 t_{PZL} Output Disable Time OECB to CB 10.0 1.0 5.0 1.0 10.0 t_{PHZ} 1.0 4.0 10.0 1.0 10.0 t_{PLZ}


Symbol	Parameter	$74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$	54F T _A , V _{CC} = Mil	74F T _A , V _{CC} = Com	Units
		t _s	Setup Time, HIGH or LOW DB/CB before S_0 HIGH (S_1 HIGH)	3.0	
t _s (H)	Setup Time, HIGH S ₀ HIGH before LEDBO HIGH	12.0		14.0	ns
t _s (H)	Setup Time, HIGH LEDBO HIGH before S ₀ or S ₁ LOW	0		0	ns
t _s (H)	Setup Time, HIGH LEDBO HIGH before S ₁ HIGH	0		0	ns
t _s	Setup Time, HIGH or LOW Diagnostic DB before S ₁ HIGH	0		0	ns
t _s	Setup Time, HIGH or LOW Diagnostic CB before S ₁ LOW or S ₀ HIGH	3.0		3.0	ns
t _s	Setup Time, HIGH or LOW Diagnostic DB before LEDBO HIGH (S ₁ LOW, S ₀ HIGH)	8.0		8.0	ns
t _h (L)	Hold Time, LOW S ₀ LOW after S ₁ HIGH	8.0		8.0	ns
t _h	Hold Time, HIGH or LOW DB and CB Hold after S ₀ HIGH	8.0		8.0	ns
t _h	Hold Time, HIGH or LOW DB Hold after S ₁ HIGH	8.0		8.0	ns
t _h	Hold Time, HIGH or LOW CB Hold after S ₁ LOW or S ₀ HIGH	5.0		5.0	ns
t _h	Hold Time, HIGH or LOW Diagnostic DB after LEDBO HIGH (S ₁ LOW, S ₀ HIGH)	0		0	ns
t _w (L)*	LEDBO Pulse Width	8.0		8.0	ns
t _{corr} *	Correction Time	25.0		28.0	ns

^{*}Note: These parameters are guaranteed by characterization or other tests performed.


Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:





Physical Dimensions inches (millimeters) (Continued)



68-Lead Plastic Chip Carrier (V) NS Package Number V68A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 78 61
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408