

April 1990

DP8483 TTL to 100k ECL Level Translator with Latch


General Description

This circuit translates TTL input levels to ECL output levels and provides a fall-through latch. The outputs are gated with CS providing for wire ORing of outputs. The strobe and chip select inputs operate at ECL levels.

Features

- 16-pin DIP or S.O.
- ECL control inputs
- CS provided for wire ORing of output bus
- 100k ECL I/O compatible
- 3.0 ns typical propagation delay

Logic and Connection Diagram



Truth Table

D	$\bar{Q}$	STR	CS
H	L	L	H
L	H	L	H
X	$\bar{Q}$	H	H
X	L	X	L

H = high level (most positive)

L = low level (most negative)

X = don't care

Order Number DP8483J,
DP8483M or DP8483N
See NS Package Number J16A, M16B or N16A

DP8483 TTL to 100k ECL Level Translator with Latch



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V _{EE} Supply Voltage	−8V
V _{CC} Supply Voltage	7V
Input Voltage (ECL)	GND to V _{EE}
Input Voltage (TTL)	−1V to 5.5V
Output Current	50 mA

Maximum Power Dissipation* at 25°C	
Molded Package	1476 mW
Storage Temperature	−65°C to +150°C
*Derate molded package 11.8 mW/°C above 25°C.	

Recommended Operating Conditions

V _{EE} Supply Voltage	−4.5V ±7%
V _{CC} Supply Voltage	5.0V ±10%
T _A , Ambient Temperature	0°C to 85°C

Electrical Characteristics (TTL Logic) (Notes 2 and 3)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage		2.0			V
I _{IL}	Input Low Current	V _{IN} = 0.5V		−25	−200	μA
I _{IH}	Input High Current	V _{IN} = 2.5V		1.0	40	μA
V _{CLAMP}	Input Clamp Voltage	I _{IN} = −12 mA		−0.9	−1.2	V
I _{CC}	Supply Current	V _{CC} = 5.5V		10	20	mA

Electrical Characteristics (ECL Logic) (Notes 2 and 3)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IL}	Input Low Voltage	V _{EE} = −4.5V	−1810		−1475	mV
V _{IH}	Input High Voltage	V _{EE} = −4.5V	−1165		−880	mV
I _{IL}	Input Low Current	V _{IN} = −1.8V		45	150	μA
I _{IH}	Input High Current	V _{IN} = −0.8V		75	200	μA
V _{OL}	Output Low Voltage	V _{EE} = −4.5V	−1810	−1705	−1620	mV
V _{OH}	Output High Voltage	V _{EE} = −4.5V	−1025	−955	−880	mV
V _{OLC}	Output Low Voltage	V _{EE} = −4.5V			−1610	mV
V _{OHC}	Output High Voltage	V _{EE} = −4.5V	−1035			mV
I _{EE}	Supply Current	V _{EE} = −4.8V		−65	−85	mA

Switching Characteristics (Notes 2 and 4)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t _{PD1}	Strobe To Output Delay	(Note 4)	1.5	3.0	6.0	ns
t _{PD2}	Data To Output Delay		2.5	4.5	7.5	ns
t _S	Data Set-Up Time to Strobe		5.0	2.0		ns
t _H	Data Hold Time		1.0	0		ns
t _{PW}	Strobe Pulse Width		5.0	3.0		ns
t _{PD3}	Chip Select to Output Delay		1.0	2.5	4.0	ns
t _{SCS}	Data Set-Up Time to Chip Select		5.5	3.0		ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to 85°C ambient temperature range in still air and across the specified supply variations. All typical values are for 25°C and nominal supply.


Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative. All voltages are referenced to ground, unless otherwise specified.

Note 4: Unless otherwise specified, all AC measurements are referenced from the 1.5V level of the TTL input and to/from the 50% point of the ECL signal and a 50Ω resistor to −2V is the load. ECL input rise and fall times are 0.7 ns ±0.1 ns from 20% to 80%. TTL input characteristics is 0V to 3V with t_r = t_f ≤ 3 ns measured from 10% to 90%.

Switching Time Waveforms




Physical Dimensions inches (millimeters)



Ceramic Flat Package (F)
Order Number DP8483F
NS Package Number F16B

F16B (REV K)



The drawing consists of three views of the J16A connector:

- Top View:** Shows the rectangular connector body with 16 pins. Dimensions include a total width of 0.785 [19.94] MAX, a pin pitch of 0.037 ± 0.005 [0.94 $\pm$ 0.13] TYP, and a pin diameter of 0.025 [0.64]. The body thickness is $0.220-0.310$ [5.59-7.87]. The corner radius is $R 0.005-0.020$ [0.13-0.51] TYP.
- Side View:** Shows the profile of the connector. Dimensions include a total height of $0.290-0.320$ [7.37-8.13], a pin height of 0.180 MAX [4.57], and a body thickness of 0.010 ± 0.002 [0.25 $\pm$ 0.05]. The pins are angled at $95^\circ \pm 5^\circ$ TYP. The body has a width of $0.310-0.410$ [7.87-10.41].
- End View:** Shows the pins from the side. Dimensions include a pin length of $0.125-0.200$ [3.18-5.08] TYP, a pin diameter of 0.080 [2.03] MAX, and a body thickness of 0.100 ± 0.010 [2.54 $\pm$ 0.25] TYP. The pins are angled at $90^\circ \pm 4^\circ$ TYP. The body has a width of 0.018 ± 0.003 [0.46 $\pm$ 0.08] TYP.

J16A (REV L)

Diagram of a 16-pin DIP package showing dimensions and pin numbering.

Pin numbers 1 through 16 are indicated along the top and bottom edges.

Dimensions and tolerances:

- Top pin pitch: $0.3977-0.4133$ (10.10-10.50)
- Bottom pin pitch: 0.050 (1.27)
- Package width: $0.3940-0.4190$ (10.00-10.65)
- Package height: $0.2914-0.2992$ (7.4-7.6)
- Lead height: $0.0138-0.0200$ (0.350-0.508) TYP

Other features:

- Lead No 1 Identification mark (arrow pointing to pin 1)
- Pin 1 is marked with a circle and a cross.
- Pin 16 is marked with a circle and a cross.
- Pin 1 is marked with a circle and a cross.
- Pin 16 is marked with a circle and a cross.

Legend:


$\oplus$	0.010 0.25	$\textcircled{M}$	A	C	$\textcircled{S}$	B
----------	-----------------	-------------------	---	---	-------------------	---

Technical drawing of a 16-pin D-sub connector. The drawing includes the following dimensions and tolerances:

- Top width: $0.0926-0.1043$ (2.35-2.65)
- Seating Plane
- Pin height: 0.014 (0.35)
- Pin pitch: $0.0040-0.0118$ (0.1-0.3)
- Pin length: $-A-$
- Lead angle: $45^\circ \times 0.010-0.029$ (0.25-0.75)
- Lead width: $0.0091-0.0125$ (0.23-0.32) TYP ALL LEADS
- Lead thickness: $0.0160-0.0500$ (0.40-1.27) TYP ALL LEADS
- Lead tip radius: 0.004 (0.1) ALL LEAD TIPS
- Lead tip angle: B MAX TYP ALL LEADS

5

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N)
Order Number DP8483N
NS Package Number N16A

N16A (REV E)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: cnjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408