



DRV592

SLOS390A - NOVEMBER 2001- REVISED MAY 2002

±3-A HIGH-EFFICIENCY H-BRIDGE (REQUIRES EXTERNAL PWM)

FEATURES

- ±3-A Maximum Output Current
- Requires External PWM From DC to 1 MHz With TTL-Compatible Voltages for High and
- Low Supply Voltage Operation: 2.8 V to 5.5 V
- **High Efficiency Generates Less Heat**
- **Over-Current and Thermal Protection**
- **Fault Indicators for Over-Current, Thermal** and Under-Voltage Conditions
- 9×9 mm PowerPAD™ Quad Flatpack

APPLICATIONS


- Thermoelectric Cooler (TEC) Driver
- Laser Diode Biasing

DESCRIPTION

The DRV592 is a high-efficiency, high-current H-bridge ideal for driving a wide variety of thermoelectric cooler elements in systems powered from 2.8 V to 5.5 V. Low output stage on-resistance significantly decreases power dissipation in the amplifier.

The DRV592 may be driven from any external PWM generator such as a DSP, a microcontroller, or a FPGA. The frequency may vary from dc (i.e., on or off) to 1 MHz. The inputs are compatible with TTL logic levels.

The DRV592 is internally protected against thermal and current overloads. Logic-level fault indicators signal when the junction temperature has reached approximately 130°C to allow for system-level shutdown before the amplifier's internal thermal shutdown circuitry activates. The fault indicators also signal when an over-current event has occurred. If the over-current circuitry is tripped, the DRV592 automatically resets.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products

DRV592

SLOS390A - NOVEMBER 2001- REVISED MAY 2002





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

ТА	PowerPAD QUAD FLATPACK (VFP)		
-40°C to 85°C	DRV592VFP(1)		

(1) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., DRV592VFPR).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

	DRV591	UNIT
Supply voltage, AVDD, PVDD	-0.3 to 5.5	V
Input voltage, V _I	-0.3 to V _{DD} + 0.3	V
Output current, IO (FAULT0, FAULT1)	1	mA
Continuous total power dissipation	See Dissipation R	ating Table
Operating free-air temperature range, TA	-40 to 85	°C
Operating junction temperature range, T _J	-40 to 150	°C
Storage temperature range, T _{Stg}	-65 to 165	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Supply voltage, AVDD, PVDD		2.8	5.5	V
High-level input voltage, VIH	SHUTDOWN, HI-Z, IN+, IN-	2		V
Low-level input voltage, V _{IL}	SHUTDOWN, HI-Z, IN+, IN-		0.8	V
Operating free-air temperature, TA		-40	85	°C

PACKAGE DISSIPATION RATINGS

PACKAGE	_{⊖JA} (1)	(₀C\M)	T _A = 25°C		
	(°C/W)	⊝1C	POWER RATING		
VFP	29.4	1.2	4.1 W		

⁽¹⁾ This data was taken using 2 oz trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in \times 3 in PCB.




ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TE	EST CONDITIONS	MIN	TYP	MAX	UNIT
\ \ \ -	Valtage systems (as a sure of differentially)	.,	$I_O = \pm 1 \text{ A}, r_{ds(on)} = 65 \text{ m}\Omega$		4.87		V
Vo	Voltage output (measured differentially)	$V_{DD} = 5 V$	$I_O = \pm 3 \text{ A}, r_{ds(on)} = 65 \text{ m}\Omega$		4.61		
IIII	High-level input current	$V_{DD} = 5.5V$,	$V_I = V_{DD}$			1	μΑ
I _I L	Low-level input current	$V_{DD} = 5.5V$,	V _I = 0 V			1	μΑ
		$V_{DD} = 5 V$	High side	25	60	95	mΩ
	Output on-resistance	$I_{O} = 4 A,$ $T_{A} = 25^{\circ}C$	Low side	25	65	95	
rDS(on)		V _{DD} = 3.3 V,	High side	25	80	140	mΩ
		$I_{O} = 4 \text{ A},$ $T_{A} = 25^{\circ}\text{C}$	Low side	25	90	140	
	Maximum continuous current output				3		Α
	Output resistance in shutdown	SHUTDOWN	= 0.8 V	1	2	3.5	kΩ
	Switching frequency			0 (dc)		1	MHz
	Status flag output pins (FAULT0, FAULT1) Fault active (open drain output)	Sinking 200 μ.	A			0.1	V
		V _{DD} = 5 V	N	0	0.5	1.5	mA
Iq	Quiescent current	V _{DD} = 3.3 V	No switching	0	0.3	1	
Iq(SD)	Quiescent current in shutdown mode	SHUTDOWN	= 0.8 V		0.01	50	μΑ

PIN ASSIGNMENTS





Terminal Functions

TERMINAL			DEGODIDATION	
NAME	NO.	1/0	DESCRIPTION	
AGND	2		Analog ground	
AVDD	1	I	Analog power supply	
FAULT0	5	0	Fault flag 0, low when active open drain output (see application information)	
FAULT1	4	0	Fault flag 1, low when active open drain output (see application information)	
HI-Z	3	I	Places both outputs of the H-bridge into a high-impedance state (2 $k\Omega$ to ground) when a TTL logic low is applied to this terminal; normal operation when a TTL logic high is applied.	
IN-	7	I	Negative H-bridge input	
IN+	6	I	Positive H-bridge input	
OUT-	13–17	0	Negative H-bridge output (5 terminals)	
OUT+	24–28	0	Positive H-bridge output (5 terminals)	
PGND	18–23		High-current ground (6 terminals)	
PVDD	9–12, 29–32	I	High-current power supply (8 terminals)	
SHUTDOWN	8	I	Places the amplifier in shutdown mode when a TTL logic low is applied to this terminal; places the amplifier in normal operation when a TTL logic high is applied	

FUNCTIONAL BLOCK DIAGRAM







TABLE OF GRAPHS

•	. •		
			FIGURE
	Efficiency	vs Load resistance	2, 3
		vs Supply voltage	4
rDS(on)	Drain-source on-state resistance	vs Free-air temperature	5
` ,		vs Free-air temperature	6
Iq	Supply current	vs Switching frequency	7
PSRR	Power supply rejection ratio	vs Frequency	8, 9
Io	Maximum autout aurent	vs Output voltage	10
	Maximum output current	vs Ambient temperature	11

TEST SET-UP FOR GRAPHS


The LC output filter used in Figures 2, 3, 8, and 9 is shown below.




L1, L2 = 10 μ H (part number: CDRH104R, manufacturer: Sumida) C1, C2 = 10 μ F (part number: ECJ-4YB1C106K, manufacturer: Panasonic)


Figure 1. LC Output Filter








DRAIN-SOURCE ON-STATE RESISTANCE



DRAIN-SOURCE ON-STATE RESISTANCE vs





DRAIN-SOURCE ON-STATE RESISTANCE vs





Figure 6


SUPPLY CURRENT VS SWITCHING FREQUENCY No Load VDD = 5 V VDD = 3.3 V VDD = 3.3 V VDD = 3.3 V Switching Frequency – kHz

Figure 7


POWER SUPPLY REJECTION RATIO




POWER SUPPLY REJECTION RATIO









APPLICATION INFORMATION




Figure 12. Typical Application Circuit



APPLICATION INFORMATION

DRIVING EXTERNALLY-GENERATED PWM TO THE DRV592 INPUTS

The DRV592 may be simply viewed as a full-H-bridge, with all the gate drive and protection circuitry fully integrated, but with no internal PWM generator.

The inputs may be driven independently with a PWM signal ranging from dc to 1 MHz. The HIGH and LOW levels must be TTL compatible. For example, when a voltage 2 V or higher is applied to IN+, then OUT+ goes to VDD. If a voltage 0.8 V or lower is applied, then the output goes to ground.

Any PWM modulation scheme may be applied to the DRV592 inputs.

OUTPUT FILTER CONSIDERATIONS

TEC element manufacturers provide electrical specifications for maximum dc current and maximum output voltage for each particular element. The maximum ripple current, however, is typically only recommended to be less than 10% with no reference to the frequency components of the current. The maximum temperature differential across the element, which decreases as ripple current increases, may be calculated with the following equation:

$$\Delta T = \frac{1}{\left(1 + N^2\right)} \times \Delta T_{\text{max}} \tag{1}$$

Where:

 ΔT = actual temperature differential ΔT_{max} = maximum temperature differential (specified by manufacturer) N = ratio of ripple current to dc current

According to this relationship, a 10% ripple current reduces the maximum temperature differential by 1%. An LC network may be used to filter the current flowing to the TEC to reduce the amount of ripple and, more importantly, protect the rest of the system from any electromagnetic interference (EMI).

FILTER COMPONENT SELECTION

The LC filter, which may be designed from two different perspectives, both described below, will help estimate the overall performance of the system. The filter should be designed for the worst-case conditions during operation, which is typically when the differential output is at 50% duty cycle. The following section serves as a starting point for the design, and any calculations should be confirmed with a prototype circuit in the lab.

Any filter should always be placed as close as possible to the DRV592 to reduce EMI.




Figure 13. LC Output Filter




Figure 14. LC Half-Circuit Equivalent

LC FILTER IN THE FREQUENCY DOMAIN

The transfer function for a 2nd order low-pass filter (Figures 13 and 14) is shown in equation (2):

$$H_{LP}(j\omega) = \frac{1}{-\left(\frac{\omega}{\omega_0}\right)^2 + \frac{1}{Q}\frac{j\omega}{\omega_0} + 1}$$
(2)

$$\omega_0 = \frac{1}{\sqrt{1 C}}$$

Q = quality factor

 $\omega = DRV592$ switching frequency

The resonant frequency for the filter is typically chosen to be at least one order of magnitude lower than the switching frequency. Equation (2) may then be simplified to give the following magnitude equation (3). These equations assume the use of the filter in Figure 13.

$$|H_{LP}|_{dB} = -40 \log \left(\frac{f_s}{f_o}\right)$$

$$f_o = \frac{1}{2\pi\sqrt{LC}}$$
(3)

f_S = 500 kHz (DRV592 switching frequency)

If L=10 μ H and C=10 μ F, the resonant frequency is 15.9 kHz, which corresponds to -60 dB of attenuation at the 500 kHz switching frequency. For VDD = 5 V, the amount of ripple voltage at the TEC element is approximately 5 mV.

The average TEC element has a resistance of 1.5 Ω , so the ripple current through the TEC is approximately 3.4 mA. At the 3-A maximum output current of the DRV592, this 3.4 mA corresponds to 0.011% ripple current, causing less than 0.0001% reduction of the maximum temperature differential of the TEC element (see equation 1).

TEXAS INSTRUMENTS

LC FILTER IN THE TIME DOMAIN

The ripple current of an inductor may be calculated using equation (4):

$$\Delta I_{L} = \frac{\left(V_{O} - V_{TEC}\right)DT_{S}}{L} \tag{4}$$

D = duty cycle (0.5 worst case)

$$T_S = 1/f_S = 1/500 \text{ kHz}$$

For $V_O=5$ V, $V_{TEC}=2.5$ V, and $L=10~\mu H$, and a switching frequency of 500 kHz; the inductor ripple current is 250 mA. To calculate how much of that ripple current flows through the TEC element, however, the properties of the filter capacitor must be considered.

For relatively small capacitors (less than 22 μ F) with very low equivalent series resistance (ESR, less than 10 m Ω), such as ceramic capacitors, the following equation (5) may be used to estimate the ripple voltage on the capacitor due to the change in charge:

$$\Delta V_{C} = \frac{\pi^{2}}{2} (1-D) \left(\frac{f_{O}}{f_{S}}\right)^{2} V_{TEC}$$
 (5)

D = duty cycle

f_S = DRV592 switching frequency

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$

For L = 10 μ H and C = 10 μ F, the cutoff frequency, f_o, is 15.9 kHz. For worst case duty cycle of 0.5 and V_{TEC} = 2.5 V, the ripple voltage on the capacitors is 6.2 mV. The ripple current may be calculated by dividing the ripple voltage by the TEC resistance of 1.5 Ω , resulting in a ripple current through the TEC element of 4.1 mA. Note that this is similar to the value calculated using the frequency domain approach.

For larger capacitors (greater than 22 μ F) with relatively high ESR (greater than 100 m Ω), such as electrolytic capacitors, the ESR dominates over the charging-discharging of the capacitor. The following simple equation (6) may be used to estimate the ripple voltage:

$$\Delta V_{C} = \Delta I_{L} \times R_{ESR}$$
 (6)

 ΔI_L = inductor ripple current

 R_{FSR} = filter capacitor ESR

For a 100 μ F electrolytic capacitor, an ESR of 0.1 Ω is common. If the 10 μ H inductor is used, delivering 250 mA of ripple current to the capacitor (as calculated above), then the ripple voltage is 25 mV. This is over ten times that of the 10 μ F ceramic capacitor, as ceramic capacitors typically have negligible ESR.

For worst case conditions, the on-resistance of the output transistors has been ignored to give the maximum theoretical ripple current. In reality, the voltage drop across the output transistors decreases the maximum $V_{\rm O}$ as the output current increases. It can be shown using equation (4) that this decreases the inductor ripple current, and therefore the TEC ripple current.

POWER SUPPLY DECOUPLING

To reduce the effects of high-frequency transients or spikes, a small ceramic capacitor, typically 0.1 μ F to 1 μ F, should be placed as close to each set of PVDD pins of the DRV592 as possible. For bulk decoupling, a 10 μ F to 100 μ F tantalum or aluminum electrolytic capacitor should be placed relatively close to the DRV592.

SHUTDOWN OPERATION

The DRV592 includes a shutdown mode that disables the outputs and places the device in a low supply current state. The SHUTDOWN pin may be controlled with a TTL logic signal. When SHUTDOWN is held high, the device operates normally. When SHUTDOWN is held low, the device is placed in shutdown. The SHUTDOWN pin must not be left floating. If the shutdown feature is unused, the pin may be connected to VDD.

FAULT REPORTING

The DRV592 includes circuitry to sense three faults:

- Overcurrent
- Undervoltage
- Overtemperature

These three fault conditions are decoded via the FAULT1 and FAULT0 terminals. Internally, these are open-drain outputs, so an external pull-up resistor of 5 k Ω or greater is required.

Table 1. Fault Indicators

FAULT1	FAULT0	
0	0	Overcurrent
0	1	Undervoltage
1	0	Overtemperature
1	1	Normal operation

The over-current fault is reported when the output current exceeds four amps. As soon as the condition is sensed, the over-current fault is set and the outputs go into a high-impedance state for approximately 3 μs to 5 μs (500 kHz operation). After 3 μs to 5 μs , the outputs are re-enabled. If the over-current condition has ended, the fault is cleared and the device resumes normal operation. If the over-current condition still exists, the above sequence repeats.

The under-voltage fault is reported when the operating voltage is reduced below 2.8 V. This fault is not latched, so as soon as the power-supply recovers, the fault is cleared



and normal operation resumes. During the under-voltage condition, the outputs are high-impedance to prevent over-dissipation due to increased r_{DS(on)}.

The over-temperature fault is reported when the junction temperature exceeds 130°C. The device continues operating normally until the junction temperature reaches 190°C, at which point the IC is disabled to prevent permanent damage from occurring. The system's controller must reduce the power demanded from the DRV592 once the over-temperature flag is set, or else the device switches off when it reaches 190°C. This flag is not latched, once the junction temperature drops below 130°C, the fault is cleared, and normal operation resumes.

POWER DISSIPATION AND MAXIMUM AMBIENT TEMPERATURE

Though the DRV592 is much more efficient than traditional linear solutions, the power drop across the on-resistance of the output transistors does generate some heat in the package, which may be calculated as shown in equation (7):

$$P_{DISS} = (I_{OUT})^2 \times r_{DS(on), \text{ total}}$$
 (7)

For example, at the maximum output current of 3 A through a total on-resistance of 130 m Ω (at $T_J = 25^{\circ}$ C), the power dissipated in the package is 1.17 W.

The maximum ambient temperature may be calculated using equation (8):

$$T_{A} = T_{J} - (\theta_{JA} \times P_{DISS})$$
 (8)

PRINTED-CIRCUIT BOARD (PCB) LAYOUT CONSIDERATIONS

Since the DRV592 is a high-current switching device, a few guidelines for the layout of the printed-circuit board (PCB) must be considered:

 Grounding. Analog ground (AGND) and power ground (PGND) must be kept separated, ideally back to where the power supply physically connects to the PCB, minimally back to the bulk decoupling capacitor (10 μF ceramic minimum). Furthermore, the PowerPAD ground connection should be made to AGND, not PGND. Ground planes are not recommended for AGND or PGND. Wide traces (100 mils) should be used for PGND while narrow traces (15 mils) should be used for AGND.


- Power supply decoupling. A small 0.1-μF to 1-μF ceramic capacitor should be placed as close to each set of PVDD pins as possible, connecting from PVDD to PGND. A 0.1-μF to 1-μF ceramic capacitor should also be placed close to the AVDD pin, connecting from AVDD to AGND. A bulk decoupling capacitor of at least 10 μF, preferably ceramic, should be placed close to the DRV592, from PVDD to PGND.
- Power and output traces. The power and output traces should be sized to handle the desired maximum output current. The output traces should be kept as short as possible to reduce EMI, i.e., the output filter should be placed as close as possible to the DRV592 outputs.
- 4. PowerPAD. The DRV592 in the Quad Flatpack package uses TI's PowerPAD technology to enhance the thermal performance. The PowerPAD is physically connected to the substrate of the DRV592 silicon, which is connected to AGND. The PowerPAD ground connection should therefore be kept separate from PGND as described above. The pad underneath the AGND pin may be connected underneath the device to the PowerPAD ground connection for ease of routing. For additional information on PowerPAD PCB layout, refer to the PowerPAD Thermally Enhanced Package application note, TI literature number SLMA002.
- 5. **Thermal performance.** For proper thermal performance, the PowerPAD must be soldered down to a thermal land, as described in the *PowerPAD Thermally Enhanced Package* application note, TI literature number SLMA002. In addition, at high current levels (greater than 2 A) or high ambient temperatures (greater than 25°C), an internal plane may be used for heat sinking. The vias under the PowerPAD should make a solid connection, and the plane should not be tied to ground except through the PowerPAD connection, as described above.



MECHANICAL DATA

VFP (S-PQFP-G32)


PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
 - E. Falls within JEDEC MS-026

VFP (S-PQFP-G32)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MS-026
- F. PowerPad is a trademark of Texas Instruments Incorporated.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265