


DS21348/Q348 3.3V E1/T1/J1 Line Interface

www.maxim-ic.com

FEATURES

- Complete E1, T1, or J1 line interface unit
- Supports both long-haul and short-haul trunks
- Internal software-selectable receive-side termination for $75\Omega/100\Omega/120\Omega$
- 3.3V power supply
- 32-bit or 128-bit crystal-less jitter attenuator requires only a 2.048MHz master clock for both E1 and T1 with option to use 1.544MHz for T1
- Generates the appropriate line build-outs, with and without return loss, for E1 and DSX-1 and CSU line build-outs for T1
- AMI, HDB3, and B8ZS, encoding/decoding
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output synthesized to recovered clock
- Programmable monitor mode for receiver
- Loopbacks and PRBS pattern generation/ detection with output for received errors
- Generates/detects in-band loop codes, 1 to 16 bits including CSU loop codes
- 8-bit parallel or serial interface with optional hardware mode
- Muxed and nonmuxed parallel bus supports Intel or Motorola
- Detects/generates blue (AIS) alarms
- NRZ/bipolar interface for TX/RX data I/O
- Transmit open-circuit detection
- Receive Carrier Loss (RCL) indication High-Z State for TTIP and TRING
 50mA (rms) ourseld in
- 50mA (rms) current limiter

PIN DESCRIPTION



7 mm **CABGA**

ORDERING INFORMATION

DS21348TN	44-Pin TQFP	$(-40^{\circ}\text{C to } +85^{\circ}\text{C})$
DS21348T	44-Pin TQFP	$(0^{\circ} \text{ C to } +70^{\circ} \text{C})$
DS21348GN	7mm CABGA	$(-40^{\circ}\text{C to } +85^{\circ}\text{C})$
DS21348G	7mm CABGA	$(0^{\circ} \text{ C to } +70^{\circ} \text{C})$
DS21Q348N	(Quad) BGA	$(-40^{\circ}\text{C to } +85^{\circ}\text{C})$
DS21Q348	(Quad) BGA	$(0^{\circ} \text{ C to } +70^{\circ} \text{ C})$



DESCRIPTION

The DS21348 is a complete selectable E1 or T1 LIU for short-haul and long-haul applications. Throughout the data sheet, J1 is represented wherever T1 exists. Receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0dB to 12 dB or 0dB to 43dB for E1 applications and 0dB to 30dB or 0dB to 36dB for T1 applications. The device can generate the necessary G.703 E1 waveshapes in 75Ω or 120Ω applications and DSX-1 line build outs or CSU line build outs of 0dB, -7.5dB, -15dB, and -22.5dB for T1 applications. The crystal-less onboard jitter attenuator requires only a 2.048MHz MCLK for both E1 and T1 applications (with the option of using a 1.544MHz MCLK in T1 applications). The jitter attenuator FIFO is selectable to either 32 bits or 128 bits in depth and can be placed in either the transmit or receive data paths. An X 2.048MHz output clock synthesized to RCLK is available for use as a backplane system clock (where n = 1, 2, 4, or 8). The DS21348 has diagnostic capabilities such as loopbacks and PRBS pattern generation/detection. 16-bit loop-up and loop-down codes can be generated and detected. The device can be controlled via an 8-bit parallel muxed or nonmuxed port, serial port, or used in hardware mode. The device fully meets all of the latest E1 and T1 specifications including ANSI T1.403-1999, ANSI T1.408, AT&T TR 62411, ITU G.703, G.704, G.706, G.736, G.775, G.823, I.431, O.151, O.161, ETSI ETS 300 166, JTG.703, JTI.431, JJ-20.1, TBR12, TBR13, and CTR4.

TABLE OF CONTENTS

1. LIST OF FIGURES	4
2. LIST OF TABLES	5
3. INTRODUCTION	6
3.1 DOCUMENT REVISION HISTORY	6
4. PIN DESCRIPTION	9
5. HARDWARE MODE	22
5.1 REGISTER MAP	23
5.2 PARALLEL PORT OPERATION	23
5.3 SERIAL PORT OPERATION	24
6. CONTROL REGISTERS	24
6.1 DEVICE POWER-UP AND RESET	31
7 STATUS REGISTERS	34
8. DIAGNOSTICS	39
8.1 IN-BAND LOOP CODE GENERATION AND DETECTION	39
8.2 LOOPBACKS	43
8.2.1 Remote Loopback (RLB)	
8.2.2 Local Loopback (LLB)	
8.2.3 Analog Loopback (LLB)	44
8.2.4 Dual Loopback (DLB)	44
8.3 PRBS GENERATION & DETECTION	44
8.4 ERROR COUNTER	44
8.4.1 Error Counter Update	45
8.5 ERROR INSERTION	45
9. ANALOG INTERFACE	46
9.1 RECEIVER	46
9.2 TRANSMITTER	47
9.3 JITTER ATTENUATOR	47
9.4 G.703 SYNCHRONIZATION SIGNAL	48
10. DS21Q348 QUAD LIU	55
11. DC CHARACTERISTICS	59
12. AC CHARACTERISTICS	61
13. MECHANICAL DIMENSIONS	70
13.1 MECHANICAL DIMENSIONS—OUAD VERSION	72

1. LIST OF FIGURES

Figure 3-1 DS21348 BLOCK DIAGRAM	7
Figure 3-2 RECEIVE LOGIC	8
Figure 3-3 TRANSMIT LOGIC	9
Figure 4-1 PARALLEL PORT MODE PINOUT (BIS1 = 0, BIS0 = 1 or 0)	
Figure 4-2 SERIAL PORT MODE PINOUT (BIS1 = 1, BIS0 = 0)	22
Figure 4-3 HARDWARE MODE PINOUT (BIS1 = 1, BIS0 = 1)	22
Figure 5-1 SERIAL PORT OPERATION FOR READ ACCESS (R=1) MODE 1	25
Figure 5-2 SERIAL PORT OPERATION FOR READ ACCESS MODE 2	25
Figure 5-3 SERIAL PORT OPERATION FOR READ ACCESS MODE 3	26
Figure 5-4 SERIAL PORT OPERATION FOR READ ACCESS MODE 4	26
Figure 5-5 SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 1&2	27
Figure 5-6 SERIAL PORT OPERATION FOR WRITE ACCESS MODES 3& 4	27
Figure 9-1 BASIC INTERFACE	49
Figure 9-2 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION	50
Figure 9-3 PROTECTED INTERFACE USING EXTERNAL RECEIVE TERMINATION	51
Figure 9-4 E1 TRANSMIT PULSE TEMPLATE	52
Figure 9-5 T1 TRANSMIT PULSE TEMPLATE	53
Figure 9-6 JITTER TOLERANCE	54
Figure 9-7 JITTER ATTENUATION	54
Figure 10-1 BGA 12 x 12 PIN LAYOUT	58
Figure 12-1 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)	62
Figure 12-2 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)	62
Figure 12-3 MOTOROLA BUS TIMING (PBTS = 1, BIS1 = 0, BIS0 = 0)	63
Figure 12-4 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)	65
Figure 12-5 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)	65
Figure 12-6 MOTOROLA BUS READ TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)	66
Figure 12-7 MOTOROLA BUS WRITE TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)	66
Figure 12-8 SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0)	67
Figure 12-9 RECEIVE SIDE TIMING	68
Figure 12-10 TRANSMIT SIDE TIMING	69

2. LIST OF TABLES

Table 4-1 BUS INTERFACE SELECTION	9
Table 4-2a PIN ASSIGNMENT IN PARALLEL PORT MODE	10
Table 4-2b PIN DESCRIPTIONS IN PARALLEL PORT MODE (Sorted by Pin Name, DS21348T Pi	n
Numbering)	11
Table 4-3a PIN ASSIGNMENT IN SERIAL PORT MODE	13
Table 4-3b PIN DESCRIPTIONS IN SERIAL PORT MODE (Sorted by Pin Name, DS21348T Pin	
Numbering)	14
Table 4-4a PIN ASSIGNMENT IN HARDWARE MODE	16
Γable 4-4b PIN DESCRIPTIONS IN HARDWARE MODE (Sorted by Pin Name, DS21348T Pin	
Numbering)	17
Гable 4-5 LOOPBACK CONTROL IN HARDWARE MODE	20
Гable 4-6 TRANSMIT DATA CONTROL IN HARDWARE MODE	20
Table 4-7 RECEIVE SENSITIVITY SETTINGS	20
Гable 4-8 MONITOR GAIN SETTINGS	
Table 4-9 INTERNAL RX TERMINATION SELECT	20
Гable 4-10 MCLK SELECTION	20
Гable 5-1 REGISTER MAP	23
Table 6-1 MCLK SELECTION	29
Table 6-2 RECEIVE SENSITIVITY SETTINGS	31
Гable 6-3 BACK PLANE CLOCK SELECT	32
Гable 6-4 MONITOR GAIN SETTINGS	32
Table 6-5 INTERNAL RX TERMINATION SELECT	33
Гable 7-1 RECEIVED ALARM CRITERIA	
Table 7-2 RECEIVE LEVEL INDICATION	38
Гable 8-1 TRANSMIT CODE LENGTH	40
Гable 8-2 RECEIVE CODE LENGTH	40
Table 8-3 DEFINITION OF RECEIVED ERRORS	44
Table 8-4 FUNCTION OF ECRS BITS AND RNEG PIN	45
Γable 9-1 LINE BUILD OUT SELECT FOR E1 IN REGISTER CCR4 (ETS = 0)	
Γable 9-2 LINE BUILD OUT SELECT FOR T1 IN REGISTER CCR4 (ETS = 1)	
Table 9-3 TRANSFORMER SPECIFICATIONS FOR 3.3V OPERATION	48
Table 10-1 DS21Q348 PIN ASSIGNMENT	55


3. INTRODUCTION

The analog AMI/HDB3 waveform off of the E1 line or the AMI/B8ZS waveform off of the T1 line is transformer coupled into the RTIP and RRING pins of the DS21348. The user has the option to use internal termination, software selectable for 75Ω/100Ω/120Ω applications, or external termination. The device recovers clock and data from the analog signal and passes it through the jitter attenuation MUX outputting the received line clock at RCLK and bipolar or NRZ data at RPOS and RNEG. The DS21348 contains an active filter that reconstructs the analog received signal for the nonlinear losses that occur in transmission. The receive circuitry is also configurable for various monitor applications. The device has a usable receive sensitivity of 0dB to -43dB for E1 and 0dB to -36dB for T1, which allows the device to operate on 0.63mm (22AWG) cables up to 2.5km (E1) and 6k feet (T1) in length. Data input at TPOS and TNEG is sent via the jitter attenuation mux to the waveshaping circuitry and line driver. The DS21348 will drive the E1 or T1 line from the TTIP and TRING pins via a coupling transformer. The line driver can handle both CEPT 30/ISDN-PRI lines for E1 and long haul (CSU) or short haul (DSX-1) lines for T1.


3.1 DOCUMENT REVISION HISTORY

- 1) Datasheet for 3.3V only, 011801.
- 2) Added supply current measurements; added thermal characteristics of quad package, 092101.


DS21348 BLOCK DIAGRAM Figure 3-1



RECEIVE LOGIC Figure 3-2



TRANSMIT LOGIC Figure 3-3



4. PIN DESCRIPTION

The DS21348 can be controlled in a parallel port mode, a serial port mode, or a hardware mode (Table 4-1, 4-2, and 4-3). The parallel and serial port modes are described in Section 3, and the Hardware Mode is described below.

BUS INTERFACE SELECTION Table 4-1

BIS1	BIS0	PBTS	MODE
0	0	0	Muxed Intel
0	0	1	Muxed Motorola
0	1	0	Nonmuxed Intel
0	1	1	Nonmuxed Motorola
1	0	-	Serial Port
1	1	-	Hardware

PIN ASSIGNMENT IN PARALLEL PORT MODE Table 4-2a

DS21348T	DS21348G	I/O	Parallel
PIN #	PIN#	1/0	Port Mode
1	C3	I	CS*
2	C2	I	RD*(DS*)
3	B1	I	WR*(R/W*)
4	D2	I	ALE(AS)
5	C1	I	NA
6	D3	I	NA NA
7	D1	I/O	A4
8	E1	I/O	A3
9	F2	I	+
10	F1	I	A2 A1
11	G1	I	A0
12	E3	I/O	D7/AD7
13	F3	I/O	D6/AD6
14	G2	I/O	D5/AD5
15	F4	I/O	D4/AD4
16	G3	I/O	D3/AD3
17	E4	I/O	D2/AD2
18	G4	I/O	D1/AD1
19	F5	I/O	D0/AD0
20	G5	I	VSM
21	F6	-	V_{DD}
22	G6	-	V_{SS}
23	E5	I/O	INT*
24	E6	O	PBEO
25	F7	O	RCL/LOTC
26	D6	I	TEST
27	D5	I	RTIP
28	D7	I	RRING
29	C6	I	HRST*
30	C7	I	MCLK
31	В6	О	BPCLK
32	B7	I	BIS0
33	A7	I	BIS1
34	C5	O	TTIP
35	B5	-	V_{SS}
36	A6	-	V_{DD}
37	B4	О	TRING
38	C4	0	RPOS
39	A4	0	RNEG
40	B3	0	RCLK
41	A3	I	TPOS
42	B2	I	TNEG
43	A2	I	TCLK
44	A1	I	PBTS
	111	1	1010

PIN DESCRIPTIONS IN PARALLEL PORT MODE (Sorted by Pin Name,

DS21348T Pin Numbering) Table 4-2b

A CD ONWAY			
ACRONYM	PIN	I/O	DESCRIPTION
A0 to A4	11	I	Address Bus. In nonmultiplexed bus operation (BIS1 = 0, BIS0 =
710 to 711	to	1	1), serves as the address bus. In multiplexed bus operation (BIS1 =
	7		0, BIS0 = 0), these pins are not used and should be tied low.
ALE(AC)	4	I	
ALE(AS)	4	1	Address Latch Enable (Address Strobe). When using the parallel
			port (BIS1 = 0) in multiplexed bus mode (BIS0 = 0), serves to
			demultiplex the bus on a positive-going edge. In nonmultiplexed bus
			mode (BIS0 = 1), should be tied low.
BIS0/BIS1	32/33	I	Bus Interface Select Bits 0 & 1. Used to select bus interface option.
			See Table 4-1 for details.
BPCLK	31	O	Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or
			2.048MHz clock output that is referenced to RCLK selectable via
			CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz
			output.
CS*	1	I	Chip Select. Must be low to read or write to the device. CS* is an
			active low signal.
D0 / AD0	19	I/O	Data Bus/Address/Data Bus. In nonmultiplexed bus operation
to	to		(BIS1 = 0 , BIS0 = 1), serves as the data bus. In multiplexed bus
D7 / AD7	12		operation (BIS1 = 0, BIS0 = 0), serves as an 8-bit multiplexed
			address/data bus.
HRST*	29	I	Hardware Reset. Bringing HRST* low will reset the DS21348
			setting all control bits to their default state of all zeros.
INT*	23	0	Interrupt [INT*] Pin 23. Flags host controller during conditions
			and change of conditions defined in the Status Register. Active low,
			open drain output.
MCLK	30	I	Master Clock. A 2.048MHz (±50ppm) clock source with TTL
			levels is applied at this pin. This clock is used internally for both
			clock/data recovery and for jitter attenuation. Use of a T1 1.544
			MHz clock source is optional.
			See Note 2.
NA	-	I	Not Assigned. Should be tied low.
PBEO	24	О	PRBS Bit Error Output. The receiver will constantly search for a
			2^{15} -1 or a 2^{20} -1 PRBS depending on the ETS bit setting (CCR1.7).
			Remains high if out of synchronization with the PRBS pattern. Goes
			low when synchronized to the PRBS pattern. Any errors in the
			received pattern after synchronization will cause a positive going
			pulse (with same period as E1 or T1 clock) synchronous with
			RCLK. PRBS bit errors can also be reported to the ECR1 and ECR2
			registers by setting CCR6.2 to a logic 1.
PBTS	44	I	Parallel Bus Type Select. When using the parallel port (BIS1 = 0),
			set high to select Motorola bus timing, set low to select Intel bus
			timing. This pin controls the function of the RD*(DS*), ALE(AS),
			and $WR*(R/W*)$ pins. If PBTS = 1 and BIS1 = 0, then these pins
			assume the Motorola function listed in parenthesis (). In serial port
			mode, this pin should be tied low.
	<u> </u>		meet, and produced to the term.

	T	T	DS21348/Q348
ACRONYM	PIN	I/O	DESCRIPTION
RCLK	40	О	Receive Clock. Buffered recovered clock from the line. Synchronous to MCLK in absence of signal at RTIP and RRING.
RD*	2	I	Read Input (Data Strobe). RD* and DS* are active low signals.
(DS*)			DS active low when in nonmultiplexed, Motorola mode. See the <i>Bus</i>
			Timing Diagrams in Section 12.
RCL/	25	О	Receive Carrier Loss/Loss of Transmit Clock. An output which
LOTC			will toggle high during a receive carrier loss (CCR2.7 = 0) or will
			toggle high if the TCLK pin has not been toggled for 5 μ sec \pm 2
			μ sec (CCR2.7 = 1). CCR2.7 defaults to logic 0 when in hardware
			mode.
RNEG	39	О	Receive Negative Data. Updated on the rising edge ($CCR2.0 = 0$)
			or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out
			of the line interface. Set NRZE (CCR1.6) to a one for NRZ
			applications. In NRZ mode, data will be output on RPOS while a
			received error will cause a positive-going pulse synchronous with
			RCLK at RNEG. See Section 8.4 for details.
RPOS	38	О	Receive Positive Data. Updated on the rising edge (CCR2.0 = 0) or
			the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the
			line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In
			NRZ mode, data will be output on RPOS while a received error will
			cause a positive-going pulse synchronous with RCLK at RNEG. See
			Section 8.4 for details.
RTIP/	27/	I	Receive Tip and Ring. Analog inputs for clock recovery circuitry.
RRING	28		These pins connect via a 1:1 transformer to the line. See Section 7
	4.2	_	for details.
TCLK	43	I	Transmit Clock. A 2.048MHz or 1.544MHz primary clock. Used to
			clock data through the transmit side formatter. Can be sourced
			internally by MCLK or RCLK. See Common Control Register 1 and
TEST	26	т	Figure 3-3. 3-State Control. Set high to 3-state all outputs and I/O pins
TEST	26	I	(including the parallel control port). Set low for normal operation.
			Useful in board level testing.
TNEG	42	I	Transmit Negative Data. Sampled on the falling edge (CCR2.1 =
TIVEO	72	1	0) or the rising edge (CCR2.1 = 1) of TCLK for data to be
			transmitted out onto the line.
TPOS	41	I	Transmit Positive Data. Sampled on the falling edge ($CCR2.1 = 0$)
11 0 0		_	or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted
			out onto the line.
TTIP/	34/	О	Transmit Tip and Ring [TTIP & TRING]. Analog line driver
TRING	37		outputs. These pins connect via a step-up transformer to the line. See
			Section 7 for details.
V _{DD}	21/	-	Positive Supply. 5.0V ±5%
	36		
VSM	20	I	Voltage Supply Mode. Should be tied high for 5V operation.
V_{SS}	22/	-	Signal Ground.
	35		

ACRONYM	PIN	I/O	DESCRIPTION
WR*	3	I	Write Input (Read/Write). WR* is an active low signal. See the
(R/W*)			Bus Timing Diagrams in section 12.

PIN ASSIGNMENT IN SERIAL PORT MODE Table 4-3a

PIN ASSIGN	IMENT IN SEF	KIAL PORT M	ODE Lable 4-3
DS21348T	DS21348G	I/O	Serial
PIN#	PIN#		Port Mode
1	C3	I	CS*
2	C2	I	NA
3	B1	I	NA
4	D2	I	NA
5	C1	I	SCLK
6	D3	I	SDI
7	D1	I/O	SDO
8	E1	I	ICES
9	F2	I	OCES
10	F1	I	NA
11	G1	I	NA
12	E3	I/O	NA
13	F3	I/O	NA
14	G2	I/O	NA
15	F4	I/O	NA
16	G3	I/O	NA
17	E4	I/O	NA
18	G4	I/O	NA
19	F5	I/O	NA
20	G5	I	VSM
21	F6	-	VDD
22	G6	-	VSS
23	E5	I/O	INT*
24	E6	0	PBEO
25	F7	0	RCL/LOTC
26	D6	I	TEST
27	D5	I	RTIP
28	D7	I	RRING
29	C6	I	HRST*
30	C7	I	MCLK
31	B6	0	BPCLK
32	B7	I	BIS0
33	A7	I	BIS1
34	C5	0	TTIP
35	B5		$V_{\rm SS}$
36	A6	-	V_{DD}
37	B4	О	TRING
38	C4	О	RPOS
39	A4	О	RNEG
•			

DS21348T	DS21348G	I/O	Serial
PIN#	PIN#		Port Mode
40	В3	0	RCLK
41	A3	I	TPOS
42	B2	I	TNEG
43	A2	I	TCLK
44	A1	I	NA

PIN DESCRIPTIONS IN SERIAL PORT MODE (Sorted by Pin Name, DS21348T Pin Numbering) Table 4-3b

Pili Numbering) Table 4-30			
ACRONYM	PIN	I/O	DESCRIPTION
BIS0/	32/	I	Bus Interface Select Bits 0 & 1. Used to select bus interface option.
BIS1	33		See Table 4-1 for details.
BPCLK	31	О	Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or
			2.048MHz clock output that is referenced to RCLK selectable via
			CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384 MHz
			output.
CS*	1	I	Chip Select. Must be low to read or write to the device. CS* is an
			active low signal.
HRST*	29	I	Hardware Reset. Bringing HRST* low will reset the DS21348
			setting all control bits to their default state of all zeros.
ICES	8	I	Input Clock Edge Select. Selects whether the serial port data input
			(SDI) is sampled on rising (ICES =0) or falling edge (ICES = 1) of
			SCLK.
INT*	23	О	Interrupt [INT*] Pin 23. Flags host controller during conditions
			and change of conditions defined in the Status Register. Active low,
			open drain output.
MCLK	30	I	Master Clock. A 2.048MHz (±50ppm) clock source with TTL
			levels is applied at this pin. This clock is used internally for both
			clock/data recovery and for jitter attenuation. Use of a T1 1.544
			MHz clock source is optional.
			See Note 2.
NA	-	I	Not Assigned. Should be tied low.
OCES	9	I	Output Clock Edge Select. Selects whether the serial port data
			output (SDO) is valid on the rising (OCES = 1) or falling edge
			(OCES = 0) of SCLK.
PBEO	24	О	PRBS Bit Error Output. The receiver will constantly search for a
			2 ¹⁵ -1 or a 2 ²⁰ -1 PRBS depending on the ETS bit setting (CCR1.7).
			Remains high if out of synchronization with the PRBS pattern. Goes
			low when synchronized to the PRBS pattern. Any errors in the
			received pattern after synchronization will cause a positive going
			pulse (with same period as E1 or T1 clock) synchronous with
			RCLK. PRBS bit errors can also be reported to the ECR1 and ECR2
			registers by setting CCR6.2 to a logic 1.
RCLK	40	О	Receive Clock. Buffered recovered clock from the line.
			Synchronous to MCLK in absence of signal at RTIP and RRING.

		T	DS21348/Q348
ACRONYM	PIN	I/O	DESCRIPTION
RCL/ LOTC	25	О	Receive Carrier Loss/Loss of Transmit Clock. An output which will toggle high during a receive carrier loss (CCR2.7 = 0) or will toggle high if the TCLK pin has not been toggled for 5 μ sec \pm 2 μ sec (CCR2.7 = 1). CCR2.7 defaults to logic 0 when in hardware mode.
RNEG	39	О	Receive Negative Data. Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See section 8.4 for details.
RPOS	38	O	Receive Positive Data. Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See section 8.4 for details.
RTIP/	27/	I	Receive Tip and Ring. Analog inputs for clock recovery circuitry.
RRING	28		These pins connect via a 1:1 transformer to the line. See Section 7 for details.
SCLK	5	I	Serial Clock. Serial bus clock input.
SDI	6	I	Serial Data Input. Sampled on rising edge (ICES = 0) or the falling edge (ICES = 1) of SCLK.
SDO	7	О	Serial Data Output. Valid on the falling edge (OCES = 0) or the rising edge (OCES = 1) of SCLK.
TCLK	43	I	Transmit Clock. A 2.048MHz or 1.544MHz primary clock. Used to clock data through the transmit side formatter. Can be sourced internally by MCLK or RCLK. See Common Control Register 1 and Figure 3-3.
TEST	26	I	3-State Control. Set high to 3-state all outputs and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.
TNEG	42	I	Transmit Negative Data. Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.
TPOS	41	I	Transmit Positive Data. Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.
TTIP/ TRING	34/ 37	О	Transmit Tip and Ring [TTIP & TRING]. Analog line driver outputs. These pins connect via a step-up transformer to the line. See Section 7 for details.
V_{DD}	21/ 36	-	Positive Supply. 5.0V ±5%
VSM	20	I	Voltage Supply Mode. Should be tied high for 5V operation.
V_{SS}	22/	-	Signal Ground.
	35		

PIN ASSIGNMENT IN HARDWARE MODE Table 4-4a

1 III ACCIOI		IDITALL INO	
DS21348T PIN #	DS21348G PIN#	I/O	Hardware Mode
1	C3	I	EGL
2	C2	I	ETS
3	B1	I	NRZE
4	D2	I	SCLKE
5	C1	I	L2
6	D3	I	L1
7	D1	I/O	L0
8	E1	I	DJA
9	F2	I	JAMUX
10	F1	I	JAS
11	G1	I	HBE
12	E3	I/O	CES
13	F3	I/O	TPD
14	G2	I/O	TX0
15	F4	I/O	TX1
16	G3	I/O	LOOP0
17	E4	I/O	LOOP1
18	G4	I/O	MM0
19	F5	I/O	MM1
20	G5	I	VSM
21	F6		VDD
22	G6	-	VSS
23	E5	I/O	RT1
24	E6	0	PBEO
25	F7	0	RCL
26	D6	I	TEST
27	D5	I	RTIP
28	D7	I	RRING
29	C6	I	HRST*
30	C6 C7	I	MCLK
31	B6	0	BPCLK
32	B6 B7	I	BIS0
33	A7	I	BIS1
33	C5		TTIP
		О	
35	B5	-	$V_{\rm SS}$
36	A6	-	V _{DD}
37	B4	0	TRING
38	C4	0	RPOS
39	A4	0	RNEG
40	B3	0	RCLK
41	A3	I	TPOS
42	B2	I	TNEG
43	A2	I	TCLK
44	A1	I	RT0

PIN DESCRIPTIONS IN HARDWARE MODE (Sorted by Pin Name, DS21348T Pin Numbering) Table 4-4b

BISO/BISI 33	numbering)			D HIG GD YDEY GAY
BIS1 33 Sce Table 4-1 for details. BPCLK 31 O Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output that is referenced to RCLK selectable via CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz output. CES 12 I Receive & Transmit Clock Edge Select. Sclects which RCLK edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK. 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK. 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK. 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK. 2 Disable Jitter Attenuator. 0 = jitter attenuator enabled. EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE. (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jack sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) 1 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side 1 - Place the jitter attenuator on the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	ACRONYM	PIN	I/O	DESCRIPTION
BPCLK 31 O Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output that is referenced to RCLK selectable via CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz output. CES 12 I Receive & Transmit Clock Edge Select. Selects which RCLK edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample REG (CCR2.2). 1 = jitter attenuator disabled EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = El	BISO/	32/	I	Bus Interface Select Bits 0 & 1. Used to select bus interface option.
2.048MHz clock output that is referenced to RCLK selectable via CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz output. CES 12 I Receive & Transmit Clock Edge Select. Selects which RCLK edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK DJA 8 I Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled EGL 1 Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I El/TI Select. 0 = El 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (El)/B8ZS (T1) 1 = disable HDB3 (El)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from internal PLL (2.048MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) 1 = Jacle the jitter attenuator on the receive side 1 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	BIS1	33		See Table 4-1 for details.
CES 12 I Receive & Transmit Clock Edge Select. Selects which RCLK edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = ipiter attenuator. 0 = jitter attenuator disabled 1 = jitter attenuator disabled EGL 1 Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	BPCLK	31	О	Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or
Output. CES 12 1 Receive & Transmit Clock Edge Select. Selects which RCLK edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK DJA 8 1 Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator anabled 1 = jitter attenuator disabled EGL 1 1 Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				2.048MHz clock output that is referenced to RCLK selectable via
CES 12 I Receive & Transmit Clock Edge Select. Selects which RCLK edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 0 = jitter attenuator enabled 1 = jitter attenuator disabled 1 = T1 Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.2) 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 3 = 3 + 3 + 3 + 3 + 3 + 3 + 3 + 3 + 3 +				CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz
edge to update RPOS and RNEG and which TCLK edge to sample TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK DJA 8 I Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) I JAS 10 I Jitter Attenuator Felect. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side LO/L1/L2 7/ I Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
TPOS and TNEG. CES combines TCES (CCR2.1) and RCES (CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK DJA 8 I Disable Jitter Attenuator. 0 = jitter attenuator disabled EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ 1 Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	CES	12	I	
CCR2.0). 0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on falling edge of TCLK				
DJA 8 I Disable Jitter Attenuator on the receive side I I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = place the jitter Attenuator on the transmit side L0/L1/L2 7/				· · · · · · · · · · · · · · · · · · ·
TPOS/TNEG on falling edge of TCLK 1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on rising edge of TCLK DJA 8 I Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
DJA 8 I Disable Jitter Attenuator. DJA 8 I Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
TPOS/TNEG on rising edge of TCLK DJA 8 I Disable Jitter Attenuator. 0 = jitter attenuator disabled 1 = jitter attenuator disabled Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
BJA 8 I Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	DJA	8	I	
EGL 1 I Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 4-7. ETS 2 I E1/T1 Select. 0 = E1 1 = T1 HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
the receive equalizer. See Table 4-7. ETS 2				<u> </u>
HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	EGL	1	I	Receive Equalizer Gain Limit. This bit controls the sensitivity of
HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit L1U Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				the receive equalizer. See Table 4-7.
HBE 11 I Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	ETS	2	I	
HBE II Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE (CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HARST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
(CCR2.3) and THBE (CCR2.2). 0 = enable HDB3 (E1)/B8ZS (T1) 1 = disable HDB3 (E1)/B8ZS (T1) HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	****	1.1	т	
HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	HBE	11	1	
HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 5 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
HRST* 29 I Hardware Reset. Bringing HRST* low will reset the DS21348 setting all control bits to their default state of all zeros. JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	HRST*	29	Ţ	
JAMUX 9 I Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1 and Table 4-10. 0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048MHz at MCLK) JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine		_,		
JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	JAMUX	9	I	
JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				Figure 3-1 and Table 4-10.
JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at
JAS 10 I Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These 6/ inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
L0/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	JAS	10	l I	
LO/L1/L2 7/ I Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOPO/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
6/ inputs determine the waveshape of the transmitter. See Table 9-1 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	10/11/12	7/	T	1 3
5 and Table 9-2. LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine	LU/L1/L2		1	
LOOP0/ 16/ I Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine				
	LOOP0/		Ī	

ACRONYM	PIN	I/O	DESCRIPTION				
MCLK	30	I	Master Clock. A 2.048MHz (±50ppm) clock source with TTL				
			levels is applied at this pin. This clock is used internally for both				
			clock/data recovery and for jitter attenuation. Use of a T1 1.544MHz				
			clock source is optional.				
MMO/	10/	T	See Note 2. Manitan Mada Salaat Pita 0. 8. 1 HJ/N/ Madal. These imputs				
MM0/ MM1	18/ 19	I	Monitor Mode Select Bits 0 & 1 [H/W Mode]. These inputs				
IVIIVI I	19		determine if the receive equalizer is in a monitor mode. See Table 4-8.				
NA		I	Not Assigned. Should be tied low.				
NRZE	3	I	NRZ Enable [H/W Mode].				
NKZE	3	1	0 = Bipolar data at RPOS/RNEG and TPOS/TNEG				
			1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a				
			positive going pulse when device receives a BPV, CV, or EXZ.				
PBEO	24	0	PRBS Bit Error Output. The receiver will constantly search for a				
			2^{15} -1 or a 2^{20} -1 PRBS depending on the ETS bit setting (CCR1.7).				
			Remains high if out of synchronization with the PRBS pattern.				
			Goes low when synchronized to the PRBS pattern. Any errors in the				
			received pattern after synchronization will cause a positive going				
			pulse (with same period as E1 or T1 clock) synchronous with				
			RCLK. PRBS bit errors can also be reported to the ECR1 and				
			ECR2 registers by setting CCR6.2 to a logic 1.				
RCLK	40	O	Receive Clock. Buffered recovered clock from the line.				
			Synchronous to MCLK in absence of signal at RTIP and RRING.				
RCL	25	О	Receive Carrier Loss. An output which will toggle high during a				
			receive carrier loss (CCR2.7 = 0) or will toggle high if the TCLK				
			pin has not been toggled for 5 μ sec \pm 2 μ sec (CCR2.7 = 1). CCR2.7				
D.V.D.C	•		defaults to logic 0 when in hardware mode.				
RNEG	39	О	Receive Negative Data. Updated on the rising edge (CCR2.0 = 0)				
			or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out				
			of the line interface. Set NRZE (CCR1.6) to a one for NRZ				
			applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with				
			RCLK at RNEG. See section 8.4 for details.				
RPOS	38	О	Receive Positive Data. Updated on the rising edge ($CCR2.0 = 0$) or				
Id OS	30		the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the				
			line interface. Set NRZE (CCR1.6) to a one for NRZ applications.				
			In NRZ mode, data will be output on RPOS while a received error				
			will cause a positive-going pulse synchronous with RCLK at RNEG.				
			See section 8.4 for details.				
RT0/	44/	I	Receive LIU Termination Select Bits 0 & 1 [H/W Mode]. These				
RT1	23		inputs determine the receive termination. See Table 4-9.				
RTIP/	27/	I	Receive Tip and Ring. Analog inputs for clock recovery circuitry.				
RRING	28		These pins connect via a 1:1 transformer to the line. See Section 7				
			for details.				

ACRONYM	PIN	I/O	DESCRIPTION
SCLKE	4	I	Receive & Transmit Synchronization Clock Enable. SCLKE combines RSCLKE (CCR5.3) and TSCLKE (CCR5.2). 0 = disable 2.048 MHz synchronization transmit and receive mode 1 = enable 2.048 MHz synchronization transmit and receive mode
TCLK	43	I	Transmit Clock. A 2.048MHz or 1.544MHz primary clock. Used to clock data through the transmit side formatter. Can be sourced internally by MCLK or RCLK. See Common Control Register 1 and Figure 3-3.
TEST	26	I	3-State Control. Set high to 3-state all outputs and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.
TNEG	42	I	Transmit Negative Data. Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.
TPD	13	I	Transmit Power-Down. 0 = normal transmitter operation 1 = powers down the transmitter and 3-states the TTIP and TRING pins
TPOS	41	I	Transmit Positive Data. Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.
TTIP/ TRING	34/ 37	O	Transmit Tip and Ring [TTIP & TRING]. Analog line driver outputs. These pins connect via a step-up transformer to the line. See Section 7 for details.
TX0/ TX1	14/ 15	I	Transmit Data Source Select Bits 0 & 1 [H/W Mode]. These inputs determine the source of the transmit data. See Table 4-6.
V _{DD}	21/	-	Positive Supply. 5.0V ±5%
VSM	20	I	Voltage Supply Mode. Should be tied high for 5V operation.
V_{SS}	22/ 35	-	Signal Ground.

NOTES:

- 1) G.703 requires an accuracy of ± 50 ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ± 32 ppm for T1 interfaces.
- 2) * Denotes active low.

LOOP BACK CONTROL IN HARDWARE MODE Table 4-5

LOOPBACK	SYMBOL	CONTROL BIT	LOOP1	LOOP0
Remote Loop Back	RLB	CCR6.6	1	1
Local Loop Back	LLB	CCR6.7	1	0
Analog Loop Back	ALB	CCR6.4	0	1
No Loop Back	-	-	0	0

TRANSMIT DATA CONTROL IN HARDWARE MODE Table 4-6

TRANSMIT DATA	SYMBOL	CONTROL BIT	TX1	TX0
Transmit Unframed All Ones	TUA1	CCR3.7	1	1
Transmit Alternating Ones and Zeros	TAOZ	CCR3.5	1	0
Transmit PRBS	TPRBSE	CCR3.4	0	1
TPOS and TNEG	-	-	0	0

RECEIVE SENSITIVITY SETTINGS Table 4-7

EGL (CCR4.4)	ETS (CCR1.7)	RECEIVE SENSITIVITY
0	0 (E1)	-12 dB (short haul)
1	0 (E1)	-43 dB (long haul)
1	1 (T1)	-30 dB (limited long haul)
0	1 (T1)	-36 dB (long haul)

MONITOR GAIN SETTINGS Table 4-8

MM1 (CCR5.5)	MM0 (CCR5.4)	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

INTERNAL RX TERMINATION SELECT Table 4-9

RT1 (CCR5.1)	RT0 (CCR5.0)	INTERNAL RECEIVE TERMINATION CONFIGURATION			
0	0	Internal receive-side termination disabled			
0	1	Internal receive-side 120Ω enabled			
1	0	Internal receive-side 100Ω enabled			
1	1	Internal receive-side 75Ω enabled			

MCLK SELECTION Table 4-10

MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)
2.048MHz	0	0
2.048MHz	1	1
1.544MHz	0	1

PARALLEL PORT MODE PINOUT (BIS1 = 0, BIS0 = 1 or 0) Figure 4-1

	44 P	43 T	42 T	41 T	40 R	39 R	38 R	37 T	36 ∨	35 ∨	34 T			
	PBTS	TCLK	TNEG	TPOS	RCLK	RNEG	RPOS	TRING	ΔD	SSV	ΠP			
1 CS*						-		u)				BIS1	33	tie low
2 RD (D	S)											BIS0	32	tie low (MUX) or high (non-MUX)
3 WR* (R/W*)											BPCLK	31	
4 ALE (AS)											MCLK	30	
5 NA				_		213		_				HRST*	29	
6 NA					aral Ope			t				RRING	28	
7 A4			(tie a			low)				RTIP	27	
8 A3												TEST	26	
9 A2											RCI	_/LOTC	25	
10 A1												PBEO	24	
11 A0	AD7/D7	AD6/D6	AD5/D5	AD4/D4	AD3/D3	AD2/D2	AD1/D1	AD0/D0	VSM	VDD	VSS	INT*	23	
	7 12	6 13	5 14	15	3 16	2 17	18	19	1 20	21	3 22			
									tie lo					

SERIAL PORT MODE PINOUT (BIS1 = 1, BIS0 = 0) Figure 4-2

		tie low													
1 CS* BIS1 33 tie hig 2 NA BIS0 32 tie low 3 NA BPCLK 31 4 NA MCLK 30 5 SCLK DS21348 Serial Port Operation 7 SDO (Note: tie all NA pins low) 8 ICES 9 OCES RCL/LOTC 25 10 NA PBEO 24 11 NA NBCLK 30 RRING 28 RRING 28 RRING 28 RCL/LOTC 25 10 NA PBEO 24 11 NA NINT* 23 NINT* 23												TT			
3 NA BPCLK 31 4 NA MCLK 30 5 SCLK DS21348 HRST* 29 6 SDI Operation RRING 28 7 SDO (Note: tie all NA pins low) 8 ICES TEST 26 9 OCES RCL/LOTC 25 10 NA PBEO 24 11 NA INT* 23 \$\frac{1}{5} \frac{1}{5} \fra	1 CS*						-		u)				BIS1	33	tie high
4 NA	2 NA												BIS0	32	tie low
5 SCLK	3 NA												BPCLK	31	
Serial Port Operation RRING 28 7 SDO (Note: tie all NA pins low) 8 ICES TEST 26 9 OCES RCL/LOTC 25 10 NA PBEO 24 11 NA N	4 NA												MCLK	30	
6 SDI Operation RRING 28 7 SDO (Note: tie all NA pins low) RTIP 27 8 ICES TEST 26 9 OCES RCL/LOTC 25 10 NA PBEO 24 11 NA INT* 23 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	5 SCLK														
7 SDO (Note: tie all NA pins low) 8 ICES TEST 26 9 OCES RCL/LOTC 25 10 NA PBEO 24 11 NA INT* 23 2	6 SDI						-						RRING	28	
8 ICES TEST 26 9 OCES RCL/LOTC 25 10 NA PBEO 24 11 NA INT* 23 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	7 SDO					-			s low	١			RTIP	27	
10 NA PBEO 24 11 NA INT* 23 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	8 ICES				(****				,				TEST	26	
11 NA INT* 23 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	9 OCES											RC	L/LOTC	25	
N N N N N N N N N N N N N N N N N N N	10 NA												PBEO	24	
	11 NA									_	_	_	INT*	23	
12 13 14 15 16 17 17 18 18		Ϋ́	Ϋ́	Ϋ́	Ϋ́	Ϋ́	Ϋ́	Ϋ́	Ϋ́		/DD				
		12	3	4	15	16	17	18	19	20	21	22			

HARDWARE MODE PINOUT (BIS1 = 1, BIS0 = 1) Figure 4-3

	4	43	42	4	40	39	38	37	36	35	3			
	RT0	TCLK	TNEG	TPOS	RCLK	RNEG	RPOS	TRING	VDD	SSA	ΠĦ			
1 EGL						-		(J				BIS1	33	tie high
2 ETS												BIS0	32	tie high
3 NRZE												BPCLK	31	
4 SCLKE												MCLK	30	
5 L2					DS	_	_					HRST*	29	
6 L1					Har Ope						ı	RRING	28	
7 L0					- 6-0		•					RTIP	27	
8 DJA												TEST	26	
9 JAMUX	(RCL	25	
10 JAS												PBEO	24	
11 HBE	CES 12	TPD 13	TX0 14	TX1 15	LOOP0 16	LOOP1 17	MM0 18	MM1 19	VSM 20	VDD 21	VSS 22	RT1	23	
									tie low					

5. HARDWARE MODE

In hardware mode (BIS1 = 1, BIS0 = 1), pins 1-19, 23, 25, 31, and 44 are redefined to be used for initializing the DS21348. BPCLK (pin 31) defaults to a 16.384MHz output when in hardware mode. The RCL/LOTC (pin 25) is designated to RCL when in hardware mode. JABDS (CCR4.2) defaults to logic 0. The RHBE (CCR2.3) and THBE (CCR2.2) control bits are combined and controlled by HBE at pin 11 while the RSCLKE (CCR5.3) and TSCLKE (CCR5.2) bits are combined and controlled by SCLKE at pin 4. TCES (CCR2.1) and RCES (CCR2.0) are combined and controlled by CES at pin 12. The transmitter functions are combined and controlled by TX1 (pin 15) and TX0 (pin 14). The loopback functions are controlled by LOOP1 (pin 17) and LOOP0 (pin 16). All other control bits default to the logic 0 setting.

5.1 Register Map

Table 5-1 **REGISTER MAP**

ACRONYM	REGISTER NAME	R/W	PARALLEL PORT MODE	SERIAL PORT MODE See Notes 2 - 5
				(msb) (lsb)
CCR1	Common Control Register 1	R/W	00h	B000 000A
CCR2	Common Control Register 2	R/W	01h	B000 0001A
CCR3	Common Control Register 3	R/W	02h	B000 010A
CCR4	Common Control Register 4	R/W	03h	B000 011A
CCR5	Common Control Register 5	R/W	04h	B000 100A
CCR6	Common Control Register 6	R/W	05h	B000 101A
SR	Status Register	R	06h	B000 110A
IMR	Interrupt Mask Register	R/W	07h	B000 111A
RIR1	Receive Information Register 1	R	08h	B001 000A
RIR2	Receive Information Register 2	R	09h	B001 001A
IBCC	In-Band Code Control Register	R/W	0Ah	B001 010A
TCD1	Transmit Code Definition	R/W	0Bh	B001 011A
	Register 1			
TCD2	Transmit Code Definition	R/W	0Ch	B001 100A
	Register 2			
RUPCD1	Receive Up Code Definition	R/W	0Dh	B001 101A
	Register 1			
RUPCD2	Receive Up Code Definition	R/W	0Eh	B001 110A
	Register 2			
RDNCD1	Receive Down Code Definition	R/W	0Fh	B001 111A
	Register 1			
RDNCD2	Receive Down Code Definition	R/W	10h	B010 000A
	Register 2			
ECR1	Error Count Register 1	R	11h	B010 001A
ECR2	Error Count Register 2	R	12h	B010 010A
TEST1	Test 1	R/W	13h	B010 011A
TEST2	Test 2	R/W	14h	B010 100A
TEST2	Test 3	R/W	15h	B010 101A
-	-	-	Note 1	-

NOTES:

- 1) Register addresses 16h to 1Fh do not exist.
- 2) In the Serial Port Mode, the LSB is on the right hand side.
- 3) In the Serial Port Mode, data is read and written LSB first.
- 4) In the Serial Port Mode, the A bit (the LSB) determines whether the access is a read (A = 1) or a write (A = 0).
- 5) In the Serial Port Mode, the B bit (the MSB) determines whether the access is a burst access (B = 1) or a single register access (B = 0).

5.2 Parallel Port Operation

When using the parallel interface on the DS21348 (BIS1 = 0) the user has the option for either multiplexed bus operation (BIS1 = 0, BIS0 = 0) or non-multiplexed bus operation (BIS1 = 0, BIS0 = 1). The DS21348 can operate with either Intel or Motorola bus timing configurations. If the PBTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in Section 12 for more details.

5.3 Serial Port Operation

Setting BIS1 = 1 and BIS0 = 0 enables the serial bus interface on the DS21348. Port read/write timing is unrelated to the system transmit and receive timing, allowing asynchronous reads or writes by the host. See Section 12 for the AC timing of the serial port. All serial port accesses are LSB first. See Figure 5-1, Figure 5-2, Figure 5-3, and Figure 5-4 for more details.


Reading or writing to the internal registers requires writing one address/command byte prior to transferring register data. The first bit written (LSB) of the address/command byte specifies whether the access is a read (1) or a write (0). The next 5 bits identify the register address. Bit 7 is reserved and must be set to 0 for proper operation.

The last bit (MSB) of the address/command byte is the burst mode bit. When the burst bit is enabled (B = 0) and a READ operation is performed, addresses 0 through 15h are read sequentially, starting at address 0h. And when the burst bit is enabled and a WRITE operation is performed, addresses 0 through 16h are written sequentially, starting at address 0h. Burst operation is stopped once address 15h is read. See Figure 5-5 and Figure 5-6 for more details.

All data transfers are initiated by driving the CS* input low. When Input Clock-Edge Select (ICES) is low, input data is latched on the rising edge of SCLK and when ICES is high, input data is latched on the falling edge of SCLK. When Output Clock-Edge Select (OCES) is low, data is output on the falling edge of SCLK and when OCES is high, data is output on the rising edge of SCLK. Data is held until the next falling or rising edge. All data transfers are terminated if the CS* input transitions high. Port control logic is disabled and SDO is 3-stated when CS* is high.


SERIAL PORT OPERATION FOR READ ACCESS (R=1) MODE 1 Figure 5-1

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




SERIAL PORT OPERATION FOR READ ACCESS MODE 2 Figure 5-2

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




SERIAL PORT OPERATION FOR READ ACCESS MODE 3 Figure 5-3

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




SERIAL PORT OPERATION FOR READ ACCESS MODE 4 Figure 5-4

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 1 & 2 Figure 5-5

ICES = 1 (sample SDI on the falling edge of SCLK)



SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 3 & 4 Figure 5-6

ICES = 0 (sample SDI on the rising edge of SCLK)



6. CONTROL REGISTERS

CCR1 (00H): COMMON CONTROL REGISTER 1

(MSB)	_						(LSB)
ETS	NRZE	RCLA	ECUE	JAMUX	TTOJ	TTOR	LOTCMC
SVMRC	M. P	OSITION	DESCRIP	TION			

SYMBOL	POSITION	DESCRIPTION
ETS	CCR1.7	E1/T1 Select.
		0 = E1
ND ZE	CCD1 (1 = T1
NRZE	CCR1.6	NRZ Enable. 0 = Bipolar data at RPOS/RNEG and TPOS/TNEG
		1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a
		positive going pulse when device receives a BPV, CV, or EXZ.
RCLA	CCR1.5	Receive Carrier Loss Alternate Criteria.
		0 = RCL declared upon 255 (E1) or 192 (T1) consecutive zeros
		1 = RCL declared upon 2048 (E1) or 1544 (T1) consecutive
ECHE	CCD 1 4	zeros
ECUE	CCR1.4	Error Counter Update Enable. A 0 to 1 transition forces the
		next clock cycle to load the error counter registers with the latest counts and reset the counters. The user must wait a
		minimum of two clocks cycles (976ns for E1 and 1296ns for
		T1) before reading the error count registers to allow for a proper
		update. See Section 6 for details.
JAMUX	CCR1.3	Jitter Attenuator MUX. Controls the source for JACLK. See .
		0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at
		MCLK)
TTOJ	CCR1.2	1 = JACLK sourced from internal PLL (2.048MHz at MCLK) TCLK to JACLK. Internally connects TCLK to JACLK. See .
1103	CCK1.2	0 = disabled
		1 = enabled
TTOR	CCR1.1	TCLK to RCLK. Internally connects TCLK to RCLK. See .
		0 = disabled
		1 = enabled
LOTCMC	CCR1.0	Loss Of Transmit Clock Mux Control. Determines whether
		the transmit logic should switch to JACLK if the TCLK input
		should fail to transition. See . 0 = do not switch to JACLK if TCLK stops
		1 = switch to JACLK if TCLK stops

I = switch to JACLK if TCLK stops

MCLK SELECTION Table 6-1

MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)
2.048MHz	0	0
2.048MHz	1	1
1.544MHz	0	1

CCR2 (01H): COMMON CONTROL REGISTER 2

(MSB)							(LSB)
P25S	n/a	SCLD	CLDS	RHBE	THBE	TCES	RCES

SYMBOL	POSITION	DESCRIPTION
SIMBOL	TOSTITON	DESCRIPTION
P25S	CCR2.7	Pin 25 Select. Forced to logic 0 in hardware mode.
		0 = toggles high during a Receive Carrier Loss condition
		1 = toggles high if TCLK does not transition for at least 5μs
-	CCR2.6	Not Assigned. Should be set to zero when written to.
SCLD	CCR2.5	Short Circuit Limit Disable (ETS = 0). Controls the 50 mA
		(rms) current limiter.
		0 = enable 50 mA current limiter
		1 = disable 50 mA current limiter
CLDS	CCR2.4	Custom Line Driver Select. Setting this bit to a one will
		redefine the operation of the transmit line driver. When this bit
		is set to a one and $CCR4.5 = CCR4.6 = CCR4.7 = 0$, then the
		device will generate a square wave at the TTIP and TRING
		outputs instead of a normal waveform. When this bit is set to a
		one and CCR4.5 = CCR4.6 = CCR4.7 \neq 0, then the device will
		force TTIP and TRING outputs to become open drain drivers
		instead of their normal push-pull operation. This bit should be
		set to zero for normal operation of the device. Contact the
DUDE	CCD 2 2	factory for more details on how to use this bit.
RHBE	CCR2.3	Receive HDB3/B8Z\$ Enable.
		0 = enable HDB3 (E1)/B8ZS (T1)
THBE	CCR2.2	1 = disable HDB3 (E1)/B8ZS (T1) Transmit HDB3/B8ZS Enable.
ІПВЕ	CCK2.2	0 = enable HDB3 (E1)/B8ZS (T1)
		1 = disable HDB3 (E1)/B8ZS (T1)
TCES	CCR2.1	Transmit Clock Edge Select. Selects which TCLK edge to
TCLS	CCR2.1	sample TPOS and TNEG.
		0 = sample TPOS and TNEG on falling edge of TCLK
		1 = sample TPOS and TNEG on rising edge of TCLK
RCES	CCR2.0	Receive Clock Edge Select. Selects which RCLK edge to
		update RPOS and RNEG.
		0 = update RPOS and RNEG on rising edge of RCLK
		1 = update RPOS and RNEG on falling edge of RCLK

CCR3 (02H): COMMON CONTROL REGISTER 3

_	(MSB)							(LSB)	
	TUA1	ATUA1	TAOZ	TPRBSE	TLCE	LIRST	IBPV	IBE	1

10111	11102	
SYMBOL	POSITION	DESCRIPTION
TUA1	CCR3.7	Transmit Unframed All Ones. The polarity of this bit is set such that the device will transmit an all ones pattern on power-up or device reset. This bit must be set to a one to allow the device to transmit data. The transmission of this data pattern is always timed off of the JACLK (See Figure 3-1). 0 = transmit all ones at TTIP and TRING 1 = transmit data normally
ATUA1	CCR3.6	Automatic Transmit Unframed All Ones. Automatically transmit an unframed all ones pattern at TTIP and TRING during a receive carrier loss (RCL) condition or receive all ones condition. 0 = disabled 1 = enabled
TAOZ	CCR3.5	Transmit Alternate Ones and Zeros. Transmit a101010 pattern at TTIP and TRING. The transmission of this data pattern is always timed off of TCLK (See Figure 3-1). 0 = disabled 1 = enabled
TPRBSE	CCR3.4	Transmit PRBS Enable. Transmit a 2 ¹⁵ - 1 (E1) or a 2 ²⁰ - 1 (T1) PRBS at TTIP and TRING. 0 = disabled 1 = enabled
TLCE	CCR3.3	Transmit Loop Code Enable. Enables the transmit side to transmit the loop up code in the Transmit Code Definition registers (TCD1 and TCD2). See Section 6 for details. 0 = disabled 1 = enabled
LIRST	CCR3.2	Line Interface Reset. Setting this bit from a zero to a one will initiate an internal reset that resets the clock recovery state machine and re-centers the jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a
IBPV	CCR3.1	subsequent reset. Insert BPV. A 0 to 1 transition on this bit will cause a single BiPolar Violation (BPV) to be inserted into the transmit data stream. Once this bit has been toggled from a 0 to a 1, the device waits for the next occurrence of three consecutive ones to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted. See .
IBE	CCR3.0	Insert Bit Error. A 0 to 1 transition on this bit will cause a single logic error to be inserted into the transmit data stream. This bit must be cleared and set again for a subsequent error to be inserted. See Figure 3-3.

6.1 Device Power-Up and Reset

The DS21348 will reset itself upon power-up setting all writeable registers to 00h and clear the status and information registers. CCR3.7 (TUA1) = 0 results in the LIU transmitting unframed all ones. After the power supplies have settled following power-up, initialize all control registers to the desired settings, then toggle the LIRST bit (CCR3.2). At anytime, the DS21348 can be reset to the default settings by bringing HRST* (pin 29) low (level triggered) or by powering down and powering up again.

CCR4 (03H): COMMON CONTROL REGISTER 4

(MSB)							(LSB)
L2	L1	L0	EGL	JAS	JABDS	DJA	TPD

SYMBOL	POSITION	DESCRIPTION
L2	CCR4.7	Line Build Out Select Bit 2. Sets the transmitter build out; see Table 9-1 for E1 and Table 9-2 for T1.
L1	CCR4.6	Line Build Out Select Bit 1. Sets the transmitter build out; see Table 9-1 for E1 and Table 9-2 for T1.
L0	CCR4.5	Line Build Out Select Bit 0. Sets the transmitter build out; see Table 9-1 for E1 and Table 9-2 for T1.
EGL	CCR4.4	Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 6-2.
JAS	CCR4.3	Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side
JABDS	CCR4.2	Jitter Attenuator Buffer Depth Select. 0 = 128 bits 1 = 32 bits (use for delay sensitive applications)
DJA	CCR4.1	Disable Jitter Attenuator. $0 = \text{jitter attenuator enabled}$ $1 = \text{jitter attenuator disabled}$
TPD	CCR4.0	Transmit Power-Down. 0 = normal transmitter operation 1 = powers down the transmitter and 3-states the TTIP and TRING pins

RECEIVE SENSITIVITY SETTINGS Table 6-2

EGL	ETS	RECEIVE SENSITIVITY
(CCR4.4)	(CCR1.7)	
0	0 (E1)	-12dB (short haul)
1	0 (E1)	-43dB (long haul)
1	1 (T1)	-30dB (limited long haul)
0	1 (T1)	-36dB (long haul)

CCR5 (04H): COMMON CONTROL REGISTER 5

(MSB)						(LSB)		
RPCS1	RPCS0	MM1	MM0	RSCLKE	TSCLKE	RT1	RT0	l

SYMBOL	POSITION	DESCRIPTION
BPCS1	CCR5.7	Back Plane Clock Select 1. See Table 6-3 for details.
BPCS0	CCR5.6	Back Plane Clock Select 0. See Table 6-3 for details
MM1	CCR5.5	Monitor Mode 1. See Table 6-4.
MM0	CCR5.4	Monitor Mode 0. See Table 6-4.
RSCLKE	CCR5.3	Receive Synchronization Clock Enable. 0 = disable 2.048MHz synchronization receive mode
TSCLKE	CCR5.2	1 = enable 2.048MHz synchronization receive mode Transmit Synchronization Clock Enable. 0 = disable 2.048MHz transmit synchronization clock
RT1	CCR5.1	1 = enable 2.048MHz transmit synchronization clock Receive Termination 1. See Table 6-5 for details.
RT0	CCR5.0	Receive Termination 0 . See Table 6-5 for details.

BACK PLANE CLOCK SELECT Table 6-3

BPCS1 (CCR5.7)	BPCS0 (CCR5.6)	BPCLK FREQUENCY
0	0	16.384MHz
0	1	8.192MHz
1	0	4.096MHz
1	1	2.048 MHz

MONITOR GAIN SETTINGS Table 6-4

MM1	MM0	INTERNAL LINEAR
(CCR5.5)	(CCR5.4)	GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

INTERNAL RX TERMINATION SELECT Table 6-5

RT1 (CCR5.1)	RT0 (CCR5.0)	INTERNAL RECEIVE TERMINATION CONFIGURATION
0	0	Internal receive-side termination disabled
0	1	Internal receive-side 120Ω enabled
1	0	Internal receive-side 100Ω enabled
1	1	Internal receive-side 75Ω enabled

CCR6 (05H): COMMON CONTROL REGISTER 6

(MSB)							(LSB)
LLB	RLB	ARLBE	ALB	RJAB	ECRS2	ECRS1	ECRS0
SYMBOL POSITION			DESCRIPTION				
LLB CCR6.7			Local Loopback. In Local Loopback (LLB), transmit data will be looped back to the receive path passing through the jitter attenuator if it is enabled. Data in the transmit path will act as normal. See for details. 0 = loopback disabled 1 = loopback enabled				
RLB		CCR6.6	Remote L from the cl transmit p enabled. D presented a 0 = loopba	coopback. In lock/data reconath passing pata in the reconate	very circuitry through the eive path wil	pback (RLB) will be loope jitter attenu l act as norm ignored. See	ed back to the ator if it is al while data
ARLBI	E	CCR6.5	Automatic is set hig loopback of Receive L RUPCD2) RIR2.1 state until Receive La RDNCD2) force the GRLB circu The action logically C	ch, the device when it detects oop Up Code it has detects oop Down Code for a minimulation of the author of the au	te will autorets loop up ce le Definition um of 5 second the loop ce de Definition um of 5 second RLB and cleaset by togglir tomatic remove RLB (CCR	natically go ode programs Registers (Rads and it will recode programs Registers (Rads at which ear RIR2.1. The this bit from the loopback (6.6) control by	into remote med into the UPCD1 and l also set the emain in this med into the UDNCD1 and point it will he automatic m a 1 to a 0. circuitry is
ALB		CCR6.4	Analog L TTIP and RRING. T RRING w be transmi	oopback. In TRING will the incoming	Analog Loc be internally signals, fro The signals	opback (ALB y connected m the line, a at TTIP and re details.	to RTIP and at RTIP and

1 = loopback enabled

RJAB

CCR6.3

RCLK Jitter Attenuator Bypass. This control bit allows the

SYMBOL	POSITION	DESCRIPTION
		receive recovered clock and data to bypass the jitter attenuation while still allowing the BPCLK output to use the jitter attenuator. See for details. 0 = disabled 1 = enabled
ECRS2	CCR6.2	Error Count Register Select 2. See Section 8.4 for details.
ECRS1	CCR6.1	Error Count Register Select 1. See Section 8.4 for details.
ECRS0	CCR6.0	Error Count Register Select 0. See Section 8.4 for details.

7. STATUS REGISTERS

There are three registers that contain information on the current real time status of the device, Status Register (SR) and Receive Information Registers 1 and 2 (RIR1/RIR2). When a particular event has occurred (or is occurring), the appropriate bit in one of these three registers will be set to a one. Some of the bits in SR, RIR1, and RIR2 are latched bits and some are real time bits. The register descriptions below list which status bits are latched and which are real time bits. For latched status bits, when an event or an alarm occurs the bit is set to a one and will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again. Two of the latched status bits (RUA1 and RCL) will remain set after reading if the alarm is still present.

The user will always precede a read of any of the three status registers with a write. The byte written to the register will inform the DS21348 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers with a one in the bit positions to be read and a zero in the other bit positions. When a one is written to a bit location, that location will be updated with the latest information. When a zero is written to a bit position, that bit position will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously with respect to their access via the parallel port. This write-read-write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21348 with higher-order software languages.

The bits in the SR register have the unique ability to initiate a hardware interrupt via the INT* output pin. Each of the alarms and events in the SR can be either masked or unmasked from the interrupt pin via the Interrupt Mask Register (IMR). The interrupts caused by the RCL, RUA1, and LOTC bits in SR act differently than the interrupts caused by the other status bits in SR. The RCL, RUA1 and LOTC bits will force the INT* pin low whenever they change state (i.e., go active or inactive). The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present. The other status bits in SR can force the INT* pin low when they are set. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

RECEIVED ALARM CRITERIA Table 7-1

ALARM	E1/T1	SET CRITERIA	CLEAR CRITERIA
RUA1	E1	Less than 2 zeros in two frames	More than 2 zeros in two frames
		(512 bits)	(512 bits)
RUA1	T1	Over a 3ms window, five or	Over a 3ms window, six or more
		fewer zeros are received	zeros are received
RCL^1	E1	$255 ext{ (or } 2048)^2 ext{ consecutive zeros}$	In 255 bit times, at least 32 ones
		received (G.775)	are received
RCL^1	T1	$192 ext{ (or } 1544)^2 ext{ consecutive zeros}$	14 or more ones out of 112
		are received	possible bit positions are
			received starting with the first
			one received

NOTES:

- 1) Receive carrier loss (RCL) is also known as loss of signal (LOS) or Red Alarm in T1.
- 2) See CCR1.5 for details.

SR (06H): STATUS REGISTER

(MSB)							(LSB)	_
LUP	LDN	LOTC	RUA1	RCL	TCLE	TOCD	PRBSD	

SYMBOL	POSITION	DESCRIPTION
LUP (latched)	SR.7	Loop Up Code Detected. Set when the loop up code defined in registers RUPCD1 and RUPCD2 is being received. See Section 6 for details.
LDN (latched)	SR.6	Loop Down Code Detected. Set when the loop down code defined in registers RDNCD1 and RDNCD2 is being received. See Section 6 for details.
LOTC (real time)	SR.5	Loss of Transmit Clock. Set when the TCLK pin has not transitioned for 5µsec (±2µsec). Will force the LOTC pin high.
RUA1 (latched)	SR.4	Receive Unframed All Ones. Set when an unframed all ones code is received at RRING and RTIP. See Table 7-1 for details.
RCL (latched)	SR.3	Receive Carrier Loss. Set when a receive carrier loss condition exists at RRING and RTIP. See Table 7-1 for details.
TCLE (real time)	SR.2	Transmit Current Limit Exceeded. Set when the 50 mA (rms) current limiter is activated whether the current limiter is enabled or not.
TOCD (real time)	SR.1	Transmit Open Circuit Detect. Set when the device detects that the TTIP and TRING outputs are open circuited.
PRBSD (real time)	SR.0	PRBS Detect. Set when the receive-side detects a 2 ¹⁵ - 1 (E1) or a 2 ²⁰ - 1 (T1) Pseudo Random Bit Sequence (PRBS).

IMR (07H): INTERRUPT MASK REGISTER

(MSB)							(LSB)	
LUP	LDN	LOTC	RUA1	RCL	TCLE	TOCD	PRBSD	1

SYMBOL	POSITION	DESCRIPTION
LUP	IMR.7	Loop Up Code Detected.
		0 = interrupt masked
		1 = interrupt enabled
LDN	IMR.6	Loop Down Code Detected.
		0 = interrupt masked
		1 = interrupt enabled
LOTC	IMR.5	Loss of Transmit Clock.
		0 = interrupt masked
		1 = interrupt enabled
RUA1	IMR.4	Receive Unframed All Ones.
		0 = interrupt masked
		1 = interrupt enabled
RCL	IMR.3	Receive Carrier Loss.
		0 = interrupt masked
		1 = interrupt enabled
TCLE	IMR.2	Transmit Current Limiter Exceeded.
		0 = interrupt masked
		1 = interrupt enabled
TOCD	IMR.1	Transmit Open Circuit Detect.
		0 = interrupt masked
		1 = interrupt enabled
PRBSD	IMR.0	PRBS Detection.
		0 = interrupt masked
		1 = interrupt enabled

RIR1 (08H): RECEIVE INFORMATION REGISTER 1

(MSB)							(LSB)	
ZD	16ZD	HBD	RCLC	RUA1C	JALT	n/a	n/a	

SYMBOL	POSITION	DESCRIPTION
ZD (latched)	RIR1.7	Zero Detect. Set when a string of at least four (ETS = 0) or eight (ETS = 1) consecutive zeros (regardless of the length of the string) have been received. Will be cleared when read.
16ZD	RIR1.6	Sixteen Zero Detect. Set when at least 16 consecutive zeros
(latched)		(regardless of the length of the string) have been received. Will be cleared when read.
HBD (latched)	RIR1.5	HDB3/B8ZS Word Detect. Set when an HDB3 (ETS = 0) or B8ZS (ETS = 1) code word is detected independent of whether the receive HDB3/B8ZS mode (CCR4.6) is enabled. Will be cleared when read. Useful for automatically setting the line coding.
RCLC (latched)	RIR1.4	Receive Carrier Loss Clear. Set when the RCL alarm has met the clear criteria defined in Table 7-1. Will be cleared when read.
RUA1C (latched)	RIR1.3	Receive Unframed All Ones Clear. Set when the unframed all ones signal is no longer detected. Will be cleared when read. See Table 7-1.
JALT (latched)	RIR1.2	Jitter Attenuator Limit Trip. Set when the jitter attenuator FIFO reaches to within 4 bits of its useful limit. Will be cleared when read. Useful for debugging jitter attenuation operation.
N/A	RIR1.1	Not Assigned. Could be any value when read.
N/A	RIR1.0	Not Assigned. Could be any value when read.

RIR2 (09H): RECEIVE INFORMAION REGISTER 2

(MSB)							(LSB)
RL3	RL2	RL1	RL0	N/A	N/A	ARLB	SEC

SYMBOL	POSITION	DESCRIPTION
RL3 (real time)	RIR2.7	Receive Level Bit 3. See Table 7-2.
RL2 (real time)	RIR2.6	Receive Level Bit 2. See Table 7-2.
RL1 (real time)	RIR2.5	Receive Level Bit 1. See Table 7-2.
RL0 (real time)	RIR2.4	Receive Level Bit 0. See Table 7-2.
N/A	RIR2.3	Not Assigned. Could be any value when read.
N/A	RIR2.2	Not Assigned. Could be any value when read.
ARLB (real time)	RIR2.1	Automatic Remote LoopBack Detected. This bit will be set to a one when the automatic Remote Loopback (RLB) circuitry has detected the presence of a loop up code for 5 seconds. It will remain set until the automatic RLB circuitry has detected the loop down code for 5 seconds. See Section 6 for more details. This bit will be forced low when the automatic RLB circuitry is disabled (CCR6.5 = 0).
SEC (latched)	RIR2.0	One-Second Timer. This bit will be set to a one on one-second boundaries as timed by the device based on the RCLK. It will be cleared when read.

RECEIVE LEVEL INDICATION Table 7-2

RL3	RL2	RL1	RL0	Receive Level
				(dB)
0	0	0	0	Greater than -2.5
0	0	0	1	-2.5 to -5.0
0	0	1	0	-5.0 to -7.5
0	0	1	1	-7.5 to -10.0
0	1	0	0	-10.0 to -12.5
0	1	0	1	-12.5 to -15.0
0	1	1	0	-15.0 to -17.5
0	1	1	1	-20.0 to -22.5
1	0	0	0	-22.5 to -25.0
1	0	0	1	-25.0 to -27.5
1	0	1	0	-27.5 to -30.0
1	0	1	1	-30.0 to -32.5
1	1	0	0	-32.5 to -35.0
1	1	0	1	-35.0 to -37.5
1	1	1	0	-37.5 to -40.0
1	1	1	1	-40.0 to -42.5

(LSB)

8. DIAGNOSTICS

(MSB)

8.1 In-Band Loop Code Generation and Detection

The DS21348 has the ability to generate and detect a repeating bit pattern that is from one to eight or sixteen bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit Code Definition (TCD1 and TCD2) registers and select the proper length of the pattern by setting the TC0 and TC1 bits in the In-Band Code Control (IBCC) register. When generating a 1, 2, 4, 8, or 16 bit pattern both the transmit code registers (TCD1 and TCD2) must be filled with the proper code. Generation of a 1, 3, 5, or 7-bit pattern only requires TCD1 to be filled. Once this is accomplished, the pattern will be transmitted as long as the TLCE control bit (CCR3.3) is enabled. As an example, if the user wished to transmit the standard "loop up" code for Channel Service Units which is a repeating pattern of ...10000100001... then 80h would be loaded into TCD1 and the length would set using TC1 and TC0 in the IBCC register to 5 bits.

The DS21348 can detect two separate repeating patterns to allow for both a "loop up" code and a "loop down" code to be detected. The user will program the codes to be detected in the Receive Up Code Definition (RUPCD1 and RUPCD2) registers and the Receive Down Code Definition (RDNCD1 and RDNCD2) registers and the length of each pattern will be selected via the IBCC register. The DS21348 will detect repeating pattern codes with bit error rates as high as 1×10^{-2} . The code detector has a nominal integration period of 48ms, hence, after about 48ms of receiving either code, the proper status bit (LUP at SR.7 and LDN at SR.6) will be set to a one. Normally codes are sent for a period of 5 seconds. It is recommended that the software poll the DS21348 every 100ms to 1000ms until 5 seconds has elapsed to insure that the code is continuously present.

IBCC (0AH): IN-BAND CODE CONTROL REGISTER

(1151)							(LSD)			
TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0			
SYMBOL POSITION			DESCRIP	DESCRIPTION						
TC1		IBCC.7	Transmit (Code Length	Definition B	Bit 1. See Tab	le 8-1			
TC0 IBCC.6			Transmit	Code Length	Definition B	Bit 0. See Tab	le 8-1			
RUP2 IBCC.5			Receive Up Code Length Definition Bit 2. See Table 8-2							
RUP1	RUP1 IBCC.4			Receive Up Code Length Definition Bit 1. See Table 8-2						
RUP0		IBCC.3	Receive Up Code Length Definition Bit 0. See Table 8-2							
RDN2 IBC		IBCC.2	Receive Down Code Length Definition Bit 2. See Table 8							
RDN1		IBCC.1	Receive Down Code Length Definition Bit 1. See Table 8-2							
RDN0		IBCC.0	Receive Down Code Length Definition Bit 0. See Table 8-2							

TRANSMIT CODE LENGTH Table 8-1

TC1	TC0	LENGTH SELECTED
0	0	5 bits
0	1	6 bits/3 bits
1	0	7 bits
1	1	16 bits/8 bits/4 bits/2 bits/1 bits

RECEIVE CODE LENGTH Table 8-2

RUP2/ RDN2	RUP1/ RDN1	RUP0/ RDN0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	16 bits/8 bits

TCD1 (0BH): TRANSMIT CODE DEFINITION REGISTER 1

(MSB)							(LSB)	_
C7	C6	C5	C4	C3	C2	C1	C0	ĺ

SYMBOL	POSITION	DESCRIPTION
C7	TCD1.7	Transmit Code Definition Bit 7. First bit of the repeating
C6	TCD1.6	pattern. Transmit Code Definition Bit 6.
C5	TCD1.5	Transmit Code Definition Bit 5.
C4	TCD1.4	Transmit Code Definition Bit 4.
C3	TCD1.3	Transmit Code Definition Bit 3.
C2	TCD1.2	Transmit Code Definition Bit 2. A Don't Care if a 5-bit length is selected.
C1	TCD1.1	Transmit Code Definition Bit 1. A Don't Care if a 5-bit or 6-bit length is selected.
C0	TCD1.0	Transmit Code Definition Bit 0. A Don't Care if a 5-bit, 6-bit, or 7-bit length is selected.

TCD2 (0CF	I): TRANSMIT	CODE DEFINITION	REGISTER 2
-----------	--------------	-----------------	-------------------

(MSB)	-						(LSB)	
C15	C14	C13	C12	C11	C10	C9	C8	

SYMBOL	POSITION	DESCRIPTION
C15	TCD2.7	Transmit Code Definition Bit 15
C14	TCD2.6	Transmit Code Definition Bit 14
C13	TCD2.5	Transmit Code Definition Bit 13
C12	TCD2.4	Transmit Code Definition Bit 12
C11	TCD2.3	Transmit Code Definition Bit 11
C10	TCD2.2	Transmit Code Definition Bit 10
C9	TCD2.1	Transmit Code Definition Bit 9
C8	TCD2.0	Transmit Code Definition Bit 8

RUPCD1 (0DH): RECEIVE UP CODE DEFINITION REGISTER 1

(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	Ī

SYMBOL	POSITION	DESCRIPTION
C7	RUPCD1.7	Receive Up Code Definition Bit 7. First bit of the repeating pattern.
C6	RUPCD1.6	Receive Up Code Definition Bit 6. A Don't Care if a 1-bit length is selected.
C5	RUPCD1.5	Receive Up Code Definition Bit 5. A Don't Care if a 1-bit or 2-bit length is selected.
C4	RUPCD1.4	Receive Up Code Definition Bit 4. A Don't Care if a 1-bit to 3-bit length is selected.
C3	RUPCD1.3	Receive Up Code Definition Bit 3. A Don't Care if a 1-bit to 4-bit length is selected.
C2	RUPCD1.2	Receive Up Code Definition Bit 2. A Don't Care if a 1-bit to 5-bit length is selected.
C1	RUPCD1.1	Receive Up Code Definition Bit 1. A Don't Care if a 1-bit to 6-bit length is selected.
C0	RUPCD1.0	Receive Up Code Definition Bit 0. A Don't Care if a 1-bit to 7-bit length is selected.

RUPCD2 (0EH	i): RECEIVE UP CO	DE DEFINITION F	REGISTER 2
-------------	-------------------	-----------------	------------

(MSB)							(LSB)
C15	C14	C13	C12	C11	C10	C9	C8

SYMBOL	POSITION	DESCRIPTION
C15	RUPCD2.7	Receive Up Code Definition Bit 15
C14	RUPCD2.6	Receive Up Code Definition Bit 14
C13	RUPCD2.5	Receive Up Code Definition Bit 13
C12	RUPCD2.4	Receive Up Code Definition Bit 12
C11	RUPCD2.3	Receive Up Code Definition Bit 11
C10	RUPCD2.2	Receive Up Code Definition Bit 10
С9	RUPCD2.1	Receive Up Code Definition Bit 9
C8	RUPCD2.0	Receive Up Code Definition Bit 8

RDNCD1 (0FH): RECEIVE DOWN CODE DEFINITION REGISTER 1

(MSB)							(LSB)
C7	C6	C5	C4	C3	C2	C1	C0
			•				•

SYMBOL	POSITION	DESCRIPTION
C7	RDNCD1.7	Receive Down Code Definition Bit 7. First bit of the repeating pattern.
C6	RDNCD1.6	Receive Down Code Definition Bit 6. A Don't Care if a 1-bit length is selected.
C5	RDNCD1.5	Receive Down Code Definition Bit 5. A Don't Care if a 1-bit or 2-bit length is selected.
C4	RDNCD1.4	Receive Down Code Definition Bit 4. A Don't Care if a 1-bit to 3-bit length is selected.
C3	RDNCD1.3	Receive Down Code Definition Bit 3. A Don't Care if a 1-bit to 4-bit length is selected.
C2	RDNCD1.2	Receive Down Code Definition Bit 2. A Don't Care if a 1-bit to 5-bit length is selected.
C1	RDNCD1.1	Receive Down Code Definition Bit 1. A Don't Care if a 1-bit to 6-bit length is selected.
C0	RDNCD1.0	Receive Down Code Definition Bit 0. A Don't Care if a 1-bit to 7-bit length is selected.

(MSB)							(LSB)
C15	C14	C13	C12	C11	C10	C9	C8

SYMBOL	POSITION	DESCRIPTION
C15	RDNCD2.7	Receive Down Code Definition Bit 15
C14	RDNCD2.6	Receive Down Code Definition Bit 14
C13	RDNCD2.5	Receive Down Code Definition Bit 13
C12	RDNCD2.4	Receive Down Code Definition Bit 12
C11	RDNCD2.3	Receive Down Code Definition Bit 11
C10	RDNCD2.2	Receive Down Code Definition Bit 10
C9	RDNCD2.1	Receive Down Code Definition Bit 9
C8	RDNCD2.0	Receive Down Code Definition Bit 8

8.2 Loopbacks

8.2.1 Remote Loopback (RLB)

When RLB (CCR6.6) is enabled, the DS21348 is placed into remote loopback. In this loopback, data from the clock/data recovery state machine will be looped back to the transmit path passing through the jitter attenuator if it is enabled. The data at the RPOS and RNEG pins will be valid while data presented at TPOS and TNEG will be ignored. See for details.

If the Automatic Remote Loop Back Enable (CCR6.5) is set to a one, the DS21348 will automatically go into remote loop back when it detects the loop up code programmed in the Receive Up Code Definition Registers (RUPCD1 and RUPCD2) for a minimum of 5 seconds. When the DS21348 detects the loop down code programmed in the Receive Loop Down Code Definition registers (RDNCD1 and RDNCD2) for a minimum of 5 seconds, the DS21348 will come out of remote loop back. The ARLB can also be disabled by setting ARLBE to a zero.

8.2.2 Local Loopback (LLB)

When LLB (CCR6.7) is set to a one, the DS21348 is placed into Local Loopback. In this loopback, data on the transmit-side will continue to be transmitted as normal. TCLK and TPOS/TNEG will pass through the jitter attenuator (if enabled) and be output at RCLK and RPOS/RNEG. Incoming data from the line at RTIP and RRING will be ignored. If Transmit Unframed All Ones (CCR3.7) is set to a one while in LLB, TTIP and TRING will transmit all ones while TCLK and TPOS/TNEG will be looped back to RCLK and RPOS/RNEG. See for more details.

8.2.3 Analog Loopback (LLB)

Setting ALB (CCR6.4) to a one puts the DS21348 in Analog Loopback. Signals at TTIP and TRING will be internally connected to RTIP and RRING. The incoming signals at RTIP and RRING will be ignored. The signals at TTIP and TRING will be transmitted as normal. See for more details.

8.2.4 Dual Loopback (DLB)

Setting both CCR6.7 and CCR6.6 to a one, LLB and RLB respectively, puts the DS21348 into Dual Loopback operation. The TCLK and TPOS/TNEG signals will be looped back through the jitter attenuator (if enabled) and output at RCLK and RPOS/RNEG. Clock and data recovered from RTIP and RRING will be looped back to the transmit-side and output at TTIP and TRING. This mode of operation is not available when implementing hardware operation. See for more details.

8.3 PRBS Generation and Detection

Setting TPRBSE (CCR3.4) = 1 enables the DS21348 to transmit a 2¹⁵ - 1 (E1) or a 2²⁰ - 1 (T1) Pseudo Random Bit Sequence (PRBS) depending on the ETS bit setting in CCR1.7. The receive-side of the DS21348 will always search for these PRBS patterns independent of CCR3.4. The PRBS Bit Error Output (PBEO) will remain high until the receiver has synchronized to one of the two patterns (64 bits received without an error) at which time PBEO will go low and the PRBSD bit in the Status Register (SR) will be set. Once synchronized, any bit errors received will cause a positive going pulse at PBEO, synchronous with RCLK. This output can be used with external circuitry to keep track of bit error rates during the PRBS testing. Setting CCR6.0 (ECRS) = 1 will allow the PRBS errors to be accumulated in the 16-bit counter in registers ECR1 and ECR2. The PRBS synchronizer will remain in sync until it experiences 6 bit errors or more within a 64 bit span. Both PRBS patterns comply with the ITU-T 0.151 specifications.

8.4 Error Counter

Error Count Register 1 (ECR1) is the most significant word and ECR2 is the least significant word of a user selectable 16-bit counter that records incoming errors including BiPolar Violations (BPV), Code Violations (CV), Excessive Zero violations (EXZ) and/or PRBS Errors. See Table 8-3 and Table 8-4 and Figure 3-2 for details.

DEFINITION OF RECEIVED ERRORS Table 8-3

ERROR	E1 OR T1	DEFINITION OF RECEIVED ERRORS
BPV	E1/T1	Two consecutive marks with the same polarity. Will ignore BPVs due to
		HDB3 and B8ZS zero suppression when CCR2.3 = 0. Typically used with
		AMI coding (CCR2.3 = 1). ITU-T O.161.
CV	E1	When HDB3 is enabled (CCR2.3 = 0) and the receiver detects two
		consecutive BPVs with the same polarity. ITU-T O.161.
EXZ	E1	When four or more consecutive zeros are detected.
EXZ	T1	When receiving AMI coded signals (CCR2.3 = 1), detection of 16 or more
		zeros or a BPV. ANSI T1.403 1999.
		When receiving B8ZS coded signals (CCR2.3 = 0), detection of 8 or more
		zeros or a BPV. ANSI T1.403 1999.
PRBS	E1/T1	A bit error in a received PRBS pattern. See section 8.3 for details.
		ITU-T O.151.

FUNCTION OF ECRS BITS AND RNEG PIN Table 8-4

E1 or T1	ECRS2	ECRS1	ECRS0	RHBE	FUNCTION OF ECR
(CCR1.7)	(CCR6.2)	(CCR6.1)	(CCR6.0)	(CCR2.3)	COUNTERS/RNEG ¹
0	0	0	0	X	CVs
0	0	0	1	X	BPVs (HDB3 code words not counted)
0	0	1	0	X	$CV_S + EXZ_S$
0	0	1	1	X	$BPV_S + EXZ_S$
1	0	X	0	0	BPVs (B8ZS code words not counted)
1	0	X	1	0	BPVs + 8 EXZs
1	0	X	0	1	BPVs
1	0	X	1	1	BPVs + 16 EXZs
X	1	X	X	X	PRBS Errors ²

NOTES:

- 1. RNEG outputs error data only when in NRZ mode (CCR1.6 = 1)
- 2. PRBS errors will always be output at PBEO independent of ECR control bits and NRZ mode and will not be present at RNEG.

8.4.1 Error Counter Update

A transition of the ECUE (CCR1.4) control bit from 0 to 1 will update the ECR registers with the current values and reset the counters. ECUE must be set back to zero and another 0 to 1 transition must occur for subsequent reads/resets of the ECR registers. Note that the DS21348 can report errors at RNEG when in NRZ mode (CCR1.6 = 1) by outputting a pulse for each error occurrence. The counter saturates at 65,535 and will not rollover.

ECR1 (11H): UPPER ERROR COUNT REGISTER 1 ECR2 (12H): LOWER ERROR COUNT REGISTER 2

(MSB)							(LSB)	
E15	E14	E13	E12	E11	E10	E9	E8	ECR1
E7	E6	E5	E4	E3	E2	E1	E0	ECR2

DESCRIPTION	POSITION	SYMBOL
MSB of the 16-bit error count	ECR1.7	E15
LSR of the 16-bit error count	ECR2.0	E0

8.5 Error Insertion

When IBPV (CCR3.1) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a BPV must be cleared and set again for another BPV error insertion. See for details on the insertion of the BPV into the datastream.

When IBE (CCR3.0) is transitioned from a zero to a one, the device will insert a logic error. IBE must be cleared and set again for another logic error insertion. See for details on the insertion of the logic error into the datasteam.

9. ANALOG INTERFACE

9.1 Receiver

The DS21348 contains a digital clock recovery system. The DS21348 couples to the receive E1 or T1 twisted pair (or coaxial cable in 75Ω E1 applications) via a 1:1 transformer. See Table 9-3 for transformer details. Figure 9-1, Figure 9-2, and Figure 9-3 along with Table 9-1 and Table 9-2 show the receive termination requirements. The DS21348 has the option of using internal termination resistors.

The DS21348 is designed to be fully software-selectable for E1 and T1 without the need to change any external resistors for the receive-side. The receive-side will allow the user to configure the DS21348 for 75Ω , 100Ω , or 120Ω receive termination by setting the RT1 (CCR5.1) and RT0 (CCR5.0) bits. When using the internal termination feature, the Rr resistors should be 60Ω each. See Figure 9-1 for details. If external termination is required, RT1 and RT0 should be set to 0 and both Rr resistors in Figure 9-1 will need to be 37.5Ω , 50Ω , or 60Ω each depending on the line impedance.

The resultant E1 or T1 clock derived from the 2.048/1.544 PLL (JACLK in) is internally multiplied by 16 via another internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times oversampler which is used to recover the clock and data. This oversampling technique offers outstanding performance to meet jitter tolerance specifications shown in Figure 9-.

Normally, the clock that is output at the RCLK pin is the recovered clock from the E1 AMI/HDB3 or T1 AMI/B8ZS waveform presented at the RTIP and RRING inputs. When no signal is present at RTIP and RRING, a Receive Carrier Loss (RCL) condition will occur and the RCLK will be derived from the JACLK source. See . If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to an approximate 50% duty cycle. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLK output can exhibit slightly shorter high cycles of the clock. This is due to the highly oversampled digital clock recovery circuitry. See the Receive AC Timing Characteristics in Section 12 for more details.

The receive-side circuitry also contains a clock synthesizer which outputs a user configurable clock (up to 16.384MHz) synthesized to RCLK at BPCLK (pin 31). See Table 6-3 for details on output clock frequencies at BPCLK. In hardware mode, BPCLK defaults to a 16.384MHz output.

The DS21348 has a bypass mode for the receive side clock and data. This allows the BPCLK to be derived from RCLK after the jitter attenuator while the clock and data presented at RCLK, RPOS, and RNEG go unaltered. This is intended for applications where the receive side jitter attenuation will be done after the LIU. Setting RJAB (CCR6.3) to a logic 1 will enable the bypass. Be sure that the jitter attenuator is in the receive path (CCR4.3 = 0). See for details.

The DS21348 will report the signal strength at RTIP and RRING in 2.5dB increments via RL3-RL0 located in the Receive Information Register 2. This feature is helpful when trouble shooting line performance problems. See Table 7-2 for details.

Monitor applications in both E1 and T1 require various flat gain settings for the receive-side circuitry. The DS21348 can be programmed to support these applications via the Monitor Mode control bits MM1 and MM0. When the monitor modes are enabled, the receiver will tolerate normal line loss up to -6dB. See Table 6-4 for details

9.2 Transmitter

The DS21348 uses a set of laser-trimmed delay lines along with a precision Digital-to-Analog Converter (DAC) to create the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the DS21348 meet the latest ETSI, ITU, ANSI, and AT&T specifications. The user will select which waveform is to be generated by setting the ETS bit (CCR1.7) for E1 or T1 operation, then programming the L2/L1/L0 bits in Common Control Register 4 for the appropriate application. See Table 9-1 and Table 9-2 for the proper L2/L1/L0 settings.

A 2.048MHz or 1.544MHz TTL clock is required at TCLK for transmitting data at TPOS and TNEG. ITU specification G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. The clock can be sourced internally by RCLK or JACLK. See CCR1.2, CCR1.1, CCR1.0, and for details. Due to the nature of the design of the transmitter in the DS21348, very little jitter (less than 0.005 UIpp broadband from 10Hz to 100kHz) is added to the jitter present on TCLK. Also, the waveforms created are independent of the duty cycle of TCLK. The transmitter in the DS21348 couples to the E1 or T1 transmit twisted pair (or coaxial cable in some E1 applications) via a 1:2 step-up transformer. In order for the device to create the proper waveforms, the transformer used must meet the specifications listed in Table 9-3.

The DS21348 has automatic short-circuit limiter which limits the source current to 50mA (rms) into a 1Ω load. This feature can be disabled by setting the SCLD bit (CCR2.5) = 1. When the current limiter is activated, TCLE (SR.2) will be set even if short circuit limiter is disabled. The TPD bit (CCR4.0) will power-down the transmit line driver and 3-state the TTIP and TRING pins. The DS21348 can also detect when the TTIP or TRING outputs are open circuited. When an open circuit is detected, TOCD (SR.1) will be set.

9.3 Jitter Attenuator

The DS21348 contains an onboard jitter attenuator that can be set to a depth of either 32 or 128 bits via the JABDS bit (CCR4.2). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications. The characteristics of the attenuation are shown in . The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit (CCR4.3). Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit (CCR4.1). In order for the jitter attenuator to operate properly, a 2.048MHz or 1.544MHz clock must be applied at MCLK. ITU specification G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. There is an onboard PLL for the jitter attenuator, which will convert the 2.048MHz clock to a 1.544 MHz rate for T1 applications. Setting JAMUX (CCR1.3) to a logic 0 bypasses this PLL. Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLK pin to create a smooth jitter free clock which is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer depth is 128 bits) or 28 UIpp (buffer depth is 32 bits), then the DS21348 will divide the internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in the Receive Information Register 1 (RIR1).

9.4 G.703 Synchronization Signal

The DS21348 is capable of receiving a 2.048MHz square-wave synchronization clock as specified in section 10 of ITU G.703. In order to use the DS21348 in this mode, set the Receive Synchronization Clock Enable (CCR5.3) = 1. The DS21348 can also transmit the 2.048MHz square-wave synchronization clock as specified in section 10 of G.703. In order to transmit the 2.048 MHz clock, set the Transmit Synchronization Clock Enable (CCR5.2) = 1.

LINE BUILD OUT SELECT FOR E1 IN REGISTER CCR4 (ETS = 0) Table 9-1

L2	L1	LO	V_{DD}	APPLICATION	N	RETURN LOSS	Rt
0	0	0	3.3V	75Ω normal	1:2	NM	0Ω
0	0	1	3.3V	120Ω normal	1:2	NM	Ω
1	0	0	3.3V	75Ω w/ high return loss	1:2	21dB	6.2Ω
1	0	1	3.3V	120Ω w/ high return loss	1:2	21dB	11.6Ω

Note: See Figure 9-1, Figure 9-2, and Figure 9-3.

LINE BUILD OUT SELECT FOR T1 IN REGISTER CCR4 (ETS = 1) Table 9-2


L2	L1	L0	V _{DD}	APPLICATION	N	RETURN LOSS	Rt
0	0	0	3.3V	DSX-1 (0 to 133 feet) /	1:2	NM	Ω
				0 DB CSU			
0	0	1	3.3V	DSX-1 (133 to 266 feet)	1:2	NM	Ω
0	1	0	3.3V	DSX-1 (266 to 399 feet)	1:2	NM	$\Omega\Omega$
0	1	1	3.3V	DSX-1 (399 to 533 feet)	1:2	NM	Ω
1	0	0	3.3V	DSX-1 (533 to 655 feet)	1:2	NM	Ω
1	0	1	3.3V	-7.5dB CSU	1:2	NM	$\Omega\Omega$
1	1	0	3.3V	-15dB CSU	1:2	NM	$\Omega\Omega$
1	1	1	3.3V	-22.5dB CSU	1:2	NM	Ω

Note: See Figure 9-1, Figure 9-2, and Figure 9-3.

TRANSFORMER SPECIFICATIONS FOR 3.3V OPERATION Table 9-3


SPECIFICATION	RECOMMENDED VALUE
Turns Ratio 3.3V Applications	1:1 (receive) and 1:2 (transmit) ±2%
Primary Inductance	600μH minimum
Leakage Inductance	1.0μH maximum
Intertwining Capacitance	40pF maximum
Transmit Transformer DC Resistance	
Primary (Device Side)	1.0Ω maximum
Secondary	2.0Ω maximum
Receive Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	1.2Ω maximum

BASIC INTERFACE Figure 9-1



- 1) All resistor values are $\pm 1\%$.
- 2) In E1 applications, the Rt resistors are used to increase the transmitter return loss (Table 9-1). No return loss is required for T1 applications.
- 3) The Rr resistors should be set to 60Ω each if the internal receive-side termination feature is enabled. When this feature is disabled, Rr = 37.5Ω for 75Ω or 60Ω for 120Ω E1 systems, or 50Ω for 100Ω T1 lines.
- 4) See Table 9-1 and Table 9-2 for the appropriate transmit transformer turns ratio (N).


Figure 9-2 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION



- 1. All resistor values are $\pm 1\%$.
- 2. $C1 = C2 = 0.1 \mu F$.
- 3. S is a 6V transient suppresser.
- 4. D1 to D8 are Schottky diodes.
- 5. The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 6. Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then the 60Ω receive termination resistance must be adjusted to match the line impedance.
- 7. The Rt resistors are used to increase the transmitter return loss (Table 9-1). No return loss is required for T1 applications.
- 8. The transmit transformer turns ratio (N) would be 1:2 for 3.3V operation.
- 9. The 68µF is used to keep the local power plane potential within tolerance during a surge.


PROTECTED INTERFACE USING EXTERNAL RECEIVE TERMINATION

Figure 9-3




- 1. All resistor values are $\pm 1\%$.
- 2. $C1 = 0.1 \mu F$.
- 3. S is a 6V transient suppresser.
- 4. D1 to D4 are Schottky diodes.
- 5. The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 6. Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then Rr must be adjusted to match the line impedance.
- 7. Rr = 37.5Ω for 75Ω or 60Ω for 120Ω E1 systems, or 50Ω for 100Ω T1 lines.
- 8. The Rt resistors are used to increase the transmitter return loss (Table 9-1). No return loss is required for T1 applications.
- 9. The transmit transformer turns ratio (N) would be 1:2 for 3.3V operation.
- 10. The $68\mu F$ is used to keep the local power plane potential within tolerance during a surge.


E1 TRANSMIT PULSE TEMPLATE Figure 9-4




T1 TRANSMIT PULSE TEMPLATE Figure 9-5



JITTER TOLERANCE Figure 9-6



JITTER ATTENUATION Figure 9-7



10. DS21Q348 QUAD LIU

The DS21Q348 is a quad version of the DS21348G utilizing CABGA on carrier packaging technology. The four LIUs are controlled via the parallel port mode. Serial and hardware modes are unavailable in this package.

DS21Q348 PIN ASSIGNMENT Table 10-1

DOZ 1 Q 3 + 0 1	111 700	JOHNEH TABLE
DS21Q348	I/O	PARALLEL
PIN#		PORT MODE
J1	I	Connect to V _{SS}
K3	I	Connect to V _{SS}
J2	I	RD*(DS*)
H1	I	WR*(R/W*)
K2	I	ALE(AS)
K1	I/O	A4
L1	I	A3
H11	I	A2
H12	I	A1
G12	I	A0
J10	I/O	D7/AD7
H10	I/O	D6/AD6
G11	I/O	D5/AD5
J9	I/O	D4/AD4
E3	I/O	D3/AD3
D4	I/O	D2/AD2
F3	I/O	D1/AD1
D5	I/O	D0/AD0
G4	I	VSM
К9	I/O	INT*
K7	I	TEST
L9	I	HRST*
J6	I	MCLK
L7	I	BIS0
M8	I	BIS1
M12	I	PBTS
J3	I	CS*1
D3	I	CS*2
D10	I	CS*3
K10	I	CS*4
K5	0	PBEO1
G3	0	PBEO2
E10	0	PBEO3
K8	0	PBEO4
L6	O	RCL/LOTC1
D7	0	RCL/LOTC2
F9	0	RCL/LOTC3
1 /		RCLILOTCS

DS21Q348	I/O	PARALLEL
PIN#		PORT MODE
J7	О	RCL/LOTC4
A1	I	RTIP1
A4	I	RTIP2
A7	I	RTIP3
A10	I	RTIP4
B2	I	RRING1
B5	I	RRING2
B8	I	RRING3
B11	I	RRING4
H4	О	BPCLK1
D6	0	BPCLK2
F10	0	BPCLK3
L8	0	BPCLK4
A2	0	TTIP1
A5	0	TTIP2
A8	0	TTIP3
A11	0	TTIP4
B3 B6	0	TRING1 TRING2
В9	0	TRING2 TRING3
B12	0	TRING3
K4	0	RPOS1
E1	0	RPOS2
D11	0	RPOS3
K11	0	RPOS4
G2	0	RNEG1
E2	O	RNEG2
F11	O	RNEG3
M10	0	RNEG4
НЗ	O	RCLK1
F1	0	RCLK2
E11	О	RCLK3
L11	О	RCLK4
G1	I	TPOS1
F2	I	TPOS2
E12	I	TPOS3
M11	I	TPOS4
H2	I	TNEG1
M1	I	TNEG2
D12	I	TNEG3
K12	I	TNEG4
M2	I	TCLK1
L2	I	TCLK2
F12	I	TCLK3
L12	I	TCLK4

DS21Q348	I/O	PARALLEL
PIN#		PORT MODE
J5	ı	V_{DD1}
D2	-	V_{DD2}
G9	-	V_{DD3}
M9	ı	V_{DD4}
L5	ı	V_{DD1}
E4	ı	V_{DD2}
D8	ı	V_{DD3}
J8	-	V_{DD4}
J4	-	$V_{\rm SS1}$
D1	ı	V_{SS2}
E9	-	$V_{\rm SS3}$
L10	-	V_{SS4}
M4	-	V_{SS1}
F4	-	$V_{\rm SS2}$
D9	-	V_{SS3}
Н9	-	$V_{\rm SS4}$

BGA 12 x 12 PIN LAYOUT Figure 10-1

	1	2	3	4	5	6	7	8	9	10	11	12
Α	RTIP 1	TTIP 1	NC	RTIP 2	TTIP 2	NC	RTIP 3	TTIP 3	NC	RTIP 4	TTIP 4	NC
В	NC	RRING 1	TRING 1	NC	RRING 2	TRING 2	NC	RRING 3	TRING 3	NC	RRING 4	TRING 4
С	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
D	VSS 2	VDD 2	CS* 2	D2/ AD2	D0/ AD0	BPCLK 2	RCL/ LOTC2	VDD 3	VSS 3	CS* 3	RPOS 3	TNEG 3
E	RPOS 2	RNEG 2	D3/ AD3	VDD 2	NC	NC	NC	NC	VSS 3	PEBO 3	RCLK 3	TPOS 3
F	RCLK 2	TPOS 2	D1/ AD1	VSS 2	NC	NC	NC	NC	RCL/ LOTC3	BPCLK 3	RNEG 3	TCLK 3
G	TPOS 1	RNEG 1	PEBO 2	VSM	NC	NC	NC	NC	VDD 3	NC	D5/ AD5	A0
Н	WR* (R/W*)	TNEG 1	RCLK 1	BPCLK 1	NC	NC	NC	NC	VSS 4	D6/ AD6	A2	A1
J	See Note 2	RD* (DS*)	CS* 1	VSS 1	VDD 1	MCLK	RCL/ LOTC4	VDD 4	D4/ AD4	D7/ AD7	NC	NC
K	A4	ALE (AS)	See Note 2	RPOS 1	PEBO 1	NC	TEST	PEBO 4	INT*	CS* 4	RPOS 4	TNEG 4
L	А3	TCLK 2	NC	NC	VDD 1	RCL/ LOTC1	BIS0	BPCLK 4	HRST*	VSS 4	RCLK 4	TCLK 4
М	TNEG 2	TCLK 1	NC	VSS 1	NC	NC	NC	BIS1	VDD 4	RNEG 4	TPOS 4	PBTS

- 1) Shaded areas are signals common to all four devices
- 2) Connect to V_{SS}.

11. DC CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Voltage Range on Any Pin Relative to Ground Operating Temperature Range for DS21348TN -1.0V to +6.0V -40°C to +85°C

See J-STD-020A specification

RECOMMENDED DC OPERATING CONDITIONS

(-40°C to +85°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1	V_{IH}	2.0		5.5	V	
Logic 0	$V_{ m IL}$	-0.3		+0.8	V	
Supply for 3.3V Operation	$V_{ m DD}$	3.135	3.3	3.465	V	1

CAPACITANCE

 $(T_A = +25^{\circ}C)$

					\ / / \	,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}		5		pF	
Output Capacitance	C_{OUT}		7		pF	

DC CHARACTERISTICS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{DD} = 3.3\text{V} \pm 5\%)$

			, -		- , , , , ,	,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage	$I_{ m IL}$	-1.0		+1.0	μΑ	3
Output Leakage	I_{LO}			1.0	μΑ	4
Output Current (2.4V)	I_{OH}	-1.0			mA	
Output Current (0.4V)	I_{OL}	+4.0			mA	
Supply Current	I_{DD}	-	66	100	mA	2, 5

- 1. Applies to V_{DD} .
- 2. TCLK = MCLK = 2.048MHz.
- 3. $0.0V < V_{IN} < V_{DD}$.
- 4. Applied to INT* when 3-stated.
- 5. Power dissipation with TTIP and TRING driving a 30Ω load, for an all one's data density.

Storage Temperature Range

^{*} This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability.

THERMAL CHARACTERISTICS OF DS21Q48 BGA PACKAGE

PARAMETER	MIN	TYP	MAX	NOTES
Ambient Temperature	-40°C	-	+85°C	1
Junction Temperature	-	-	+125°C	
Theta-JA (θ_{JA}) in Still Air	-	+24°C/W	-	2
Theta-JC (θ_{JC}) in Still Air	-	+4.1°C/W	-	3

NOTES:

- 1) The package is mounted on a four-layer JEDEC-standard test board.
- 2) Theta-JA (θ_{JA}) is the junction to ambient thermal resistance, when the package is mounted on a four-layer JEDEC-standard test board.
- 3) While Theta-JC (θ_{JC}) is commonly used as the thermal parameter that provides a correlation between the junction temperature (T_j) and the average temperature on top center of four of the chip-scale BGA packages (T_C) , the proper term is Psi-JT. It is defined by:

(T_J - T_C) / overall package power

The method of measurement of the thermal parameters is defined in EIA/JEDEC-standard document EIA-JESD51-2.

THETA-JA (θ_{JA}) VERSUS AIRFLOW

1112171 071 (OJA) 1 2110 0 0 7 11111 2 0 11					
FORCED AIR (m/s)	THETA-JA (θ_{JA})				
0	24°C/W				
1	21°C/W				
2.5	19°C/W				

12. AC CHARACTERISTICS

AC CHARACTERISTICS—MULTIPLEXED PARALLEL PORT

(BIS1 = 0, BIS0 = 0)


(-40°C to +85°C; V_{DD} = 3.3V ± 5%;

-40°C to +85°C; V_{DD} = 5.0V ± 5%)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Cycle Time	t_{CYC}	200			ns	
Pulse Width, DS Low or	PW_{EL}	100			ns	
RD* High						
Pulse Width, DS High	PW_{EH}	100			ns	
or RD* Low						
Input Rise/Fall Times	$t_{\rm R}$, $t_{\rm F}$			20	ns	
R/W* Hold Time	t_{RWH}	10			ns	
R/W* Setup Time	t_{RWS}	50			ns	
Before DS High						
CS* Setup Time Before	t_{CS}	20			ns	
DS, WR* or RD*						
Active						
CS* Hold Time	t_{CH}	0			ns	
Read Data Hold Time	$t_{ m DHR}$	10		50	ns	
Write Data Hold Time	$t_{ m DHW}$	0			ns	
Muxed Address Valid to	$t_{ m ASL}$	15			ns	
AS or ALE Fall						
Muxed Address Hold	$t_{ m AHL}$	10			ns	
Time						
Delay Time DS, WR*	$t_{ m ASD}$	20			ns	
or RD* to AS or ALE						
Rise						
Pulse Width AS or ALE	PW_{ASH}	30			ns	
High						
Delay Time, AS or ALE	$t_{ m ASED}$	10			ns	
to DS, WR* or RD*						
Output Data Delay	$t_{ m DDR}$	20		80	ns	
Time from DS or RD*						
Data Setup Time	t _{DSW}	50			ns	

See Figure 12-1, Figure 12-2, Figure 12-3


INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0) Figure 12-1



INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0) Figure 12-2



MOTOROLA BUS TIMING (PBTS = 1, BIS1 = 0, BIS0 = 0) Figure 12-3



AC CHARACTERISTICS—NONMULTIPLEXED PARALLEL PORT


(BIS1 = 0, BIS0 = 1)

(-40°C to +85°C; V_{DD} = 3.3V \pm 5%)


Setup Time for A0 to A4, Valid to CS* Active t1 0 ns A4, Valid to CS* Active t2 0 ns Active to Either RD*, WR*, or DS* Active t3 75 ns Delay Time from Either RD*, WR*, or DS* Active to Data Valid t4 0 ns Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive t5 5 20 ns Inactive to Data Bus 3-State S-State 3-State ns ns Wait Time from Either WR* or DS* Active to Latch Data t7 10 ns Data Setup Time to Either WR* or DS* Inactive t7 10 ns Data Hold Time from t8 10 ns	PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Setup Time for CS* Active to Either RD*, WR*, or DS* Active Delay Time from Either RD* or DS* Active to Data Valid Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive t2 0 ns 75 ns 75 ns 8 8 8 8 8 8 8 8 8 8 8 8 8	1	t1	0			ns	
Active to Either RD*, WR*, or DS* Active Delay Time from Either RD* or DS* Active to Data Valid Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive Hold Time from CS* Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive In		42	0				
WR*, or DS* Active Delay Time from Either RD* or DS* Active to Data Valid Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive Hold Time from CS* Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive Italian		t2	U			IIS	
Delay Time from Either RD* or DS* Active to Data Valid Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive Hold Time from CS* Inactive Hold Time from CS* Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive Hold Time from Either Ito Ito Ins Ins Ins Ins Ins Ins Ins Ins Ins Ins Ins	_						
RD* or DS* Active to Data Valid Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive Hold Time from CS* Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive Inactive		42			7.5		
Data Valid Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive Hold Time from CS* Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive		13			/5	ns	
Hold Time from Either RD*, WR*, or DS* Inactive to CS* Inactive Hold Time from CS* t5 5 20 ns Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive							
RD*, WR*, or DS* Inactive to CS* Inactive Hold Time from CS* Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive			0				
Inactive to CS* Inactive Hold Time from CS* Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive		t4	0			ns	
Hold Time from CS* t5 5 20 ns Inactive to Data Bus 3-State Wait Time from Either t6 75 ns WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive							
Inactive to Data Bus 3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive Inactive		_					
3-State Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive Inactive		t5	5		20	ns	
Wait Time from Either WR* or DS* Active to Latch Data Data Setup Time to Either WR* or DS* Inactive t6 75 ns ns ns							
WR* or DS* Active to Latch Data Data Setup Time to t7 10 ns Either WR* or DS* Inactive							
Latch Data Data Setup Time to t7 10 ns Either WR* or DS* Inactive		t6	75			ns	
Data Setup Time to t7 10 ns Either WR* or DS* Inactive							
Either WR* or DS* Inactive							
Inactive	_	t7	10			ns	
	Either WR* or DS*						
Data Hold Time from t8 10 ns	Inactive						
	Data Hold Time from	t8	10			ns	
Either WR* or DS*	Either WR* or DS*						
Inactive	Inactive						
Address Hold from t9 10 ns	Address Hold from	t9	10			ns	
Either WR* or DS*	Either WR* or DS*						
Inactive	Inactive						

See Figure 12-4, Figure 12-5, Figure 12-6, and Figure 12-7


INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1) Figure 12-4




INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1) Figure 12-5



MOTOROLA BUS READ TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1) Figure 12-6



MOTOROLA BUS WRITE TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1) Figure 12-7



AC CHARACTERISTICS—SERIAL PORT


(BIS1 = 1, BIS0 = 0)

(-40°C to +85°C; V_{DD} = 3.3V \pm 5%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Setup Time CS* to SCLK	t_{CSS}	50			ns	
Setup Time SDI to SCLK	t_{SSS}	50			ns	
Hold Time SCLK to SDI	$t_{\rm SSH}$	50			ns	
SCLK High/Low Time	$t_{ m SLH}$	200			ns	
SCLK Rise/Fall Time	t_{SRF}			50	ns	
SCLK to CS* Inactive	t_{LSC}	50			ns	
CS* Inactive Time	t_{CM}	250			ns	
SCLK to SDO Valid	t_{SSV}			50	ns	
SCLK to SDO 3-State	$t_{\rm SSH}$		100		ns	
CS* Inactive to SDO 3-State	t_{CSH}		100		ns	

See

SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0) Figure 12-8



- 1) OCES = 1 and ICES = 0.
- 2) OCES = 0 and ICES = 1.

AC CHARACTERISTICS—RECEIVE SIDE	$(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{DD} = 3.3\text{V} \pm 5\%$
---------------------------------	--


	T	T	`		- DD -	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
RCLK Period	t_{CP}		488		ns	1
			648		ns	2
RCLK Pulse Width	t_{CH}	200			ns	3
	t_{CL}	200			ns	3
RCLK Pulse Width	t_{CH}	150			ns	4
	t_{CL}	150			ns	4
Delay RCLK to RPOS, RNEG,	$t_{ m DD}$			50	ns	
PBEO, RBPV Valid						

See Figure 12-9

NOTES:

- 1) E1 Mode.
- 2) T1 or J1 Mode.
- 3) Jitter attenuator enabled in the receive path.
- 4) Jitter attenuator disabled or enabled in the transmit path.

Figure 12-9 **RECEIVE SIDE TIMING**



- 1) RCES = 1 (CCR2.0) or CES = 1.
- 2) RCES = 0 (CCR2.0) or CES = 0.
- 3) RNEG is in NRZ mode (CCR1.6 = 1).

AC CHARACTERISTICS—TRANSMIT SIDE (-40°C to +85°C; V_{DD} = 3.3V \pm 5%)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
TCLK Period	t_{CP}		488		ns	1
			648		ns	2
TCLK Pulse Width	t_{CH}	75			ns	
	$t_{\rm CL}$	75			ns	
TPOS/TNEG Setup to TCLK	$t_{ m SU}$	20			ns	
Falling or Rising						
TPOS/TNEG Hold from TCLK	$t_{ m HD}$	20			ns	
Falling or Rising						
TCLK Rise and Fall Times	$t_{\rm R},t_{\rm F}$			25	ns	

See

NOTES:

- 1) El Mode.
- 2) T1 or J1 Mode.

TRANSMIT SIDE TIMING Figure 12-10



- 1) TCES = 0 (CCR2.1) or CES = 0.
- 2) TCES = 1 (CCR2.1) or CES = 1.

1.52

13. MECHANICAL DIMENSIONS


NOTES:


- 1. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
- 2. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- 3. ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE B DIMENSION; AT MAXIMUM MATERIAL CONDITION, PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OR FOOT OF LEAD.
- 4. CONTROLLING DIMENSIONS: MILLIMETERS.


SUGGESTED PAD LAYOUT

10.94


44 PIN TQFP, 10*10*1.0









DIM	MIN	MAX
Α	_	1.20
A1	0.05	0.15
A2	0.95	1.05
D	11.80	12.20
D1	10.00	BSC
Ε	11.80	12.20
E1	10.00	BSC
L	0.45	0.75
е	0.80	BSC
В	0.30	0.45
С	0.09	0.20




DIMENSIONS ARE IN MILLIMETERS






13.1 Mechanical Dimensions—Quad Version




TOP VIEW (DIE SIDE)


BOTTOM VIEW (BALL SIDE)



SIDE VIEW



DETAIL A



DETAIL B