

DESCRIPTION

The DS2186 T1/CEPT Transmit Line Interface Chip interfaces user equipment to North American (T1-1.544 MHz) and European (CEPT-2.048 MHz) primary rate communications networks. The device is compatible with all types of twisted pair and coax cable found in such networks.


Key on-chip components include: programmable wave shaping circuitry, line drivers, remote loopback, and zero suppression logic. A line-coupling transformer is the only external component required.

Short loop (DSX-1, 0 to 655 feet) and long loop (CSU; 0 dB, -7.5 dB and -15 dB) pulse templates found in T1 applications are supported. Appropriate CCITT recommendations are met in the CEPT mode.

Application areas include DACS, CSU, CPE, channel banks, and PABX-to-computer interfaces such as DMI and CPI. The DS2186 supports ISDN-PRI (Primary Rate Interface) specifications.



022798 1/11



022798 2/11

PIN	SYMBOL	TYPE	DESCRIPTION
1	TAIS	I	Transmit Alarm Indication Signal . When high, output data is forced to all ones at the TCLK (LB=0) or LCLK (LB=1) rate.
2	ZCSEN	I	Zero Code Suppression Enable. When high, B8ZS or HDB3 encoder enabled.
3	TCLKSEL	I	Transmit Clock Select. Tie to V_{SS} for 1.544 MHz (T1) applications, to V_{DD} for 2.048 MHz (CEPT) applications.
4 5 6	LEN0 LEN1 LEN2	I	Length Select 0, 1 and 2. State determines output T1 waveform shape and characteristics.
7	V _{DD}	_	Positive Supply. 5.0 volts.
8 9	TTIP, TRING	0	Transmit Tip and Ring. Line driver outputs; connect to transmit line transformer.
10	V _{SS}	-	Signal Ground. 0.0 volts.
11	LF	0	Line Fault. Open collector active low output. Held low during an output driver fault and/or failure; tri–stated otherwise.
12 13	MRING, MTIP	I	Monitor Tip and Ring . Normally connected to TTIP and TRING. Sense inputs for line fault detection circuitry.
14	LB		Loopback . When high, input data is sampled at LPOS and LNEG on falling edges of LCLK; when low, input data is sampled at TPOS and TNEG on falling TCLK.
15 16	TNEG, TPOS	DNI.	Transmit Data. Sampled on falling edges of TCLK when LB=0.
17	TCLK	I	Transmit Clock. 1.544 MHz or 2.048 MHz primary data clock.
18 19	LNEG, LPOS	I	Loopback Data. Sampled on falling edges of LCLK when LB=1.
20	LCLK	I	Loopback Clock. 1.544 MHz or 2.048 MHz loopback data clock.

PIN DESCRIPTION Table 1

INPUT DATA MODES

Input data is sampled on the falling edge of TCLK or LCLK and can be bipolar (dual rail) or unipolar (single rail, NRZ). TPOS, TNEG and TCLK are the data and clock inputs when LB=0, LPOS, LNEG and LCLK when LB=1. TPOS and TNEG (LPOS and LNEG) must be tied together in NRZ applications.

ZERO CODE SUPPRESSION MODES

Transmitted data is treated transparently (no zero code suppression) when ZCSEN=0. HDB3 code words replace any all-zero nibble when ZCSEN=1 and TCLKSEL=1. B8ZS code words replace any incoming all-zero byte when ZCSEN=1 and TCLKSEL=0.

ALARM INDICATION SIGNAL

When TAIS is set, an all ones code is continuously transmitted at the TCLK rate (LB=0) or the LCLK rate (LB=1).

WAVE SHAPING

The device supports T1 short loop (DSX–1; 0 to 655 feet), T1 long loop (CSU; 0 dB, -7.5 dB and -15 dB) and CEPT (CCITT G.703) pulse template requirements. On-chip laser trimmed delay lines clocked by either TCLK or LCLK control a precision digital-to-analog converter to build the desired waveforms, which are buffered differentially by the line drivers.

The shape of the "pre-emphasized" T1 waveform is controlled by inputs LEN0, LEN1, and LEN2 (TCLKSEL=0). These control inputs allow the user to select the appropriate output pulse shape to meet DSX-1 or CSU templates over a wide variety of cable types and lengths. Those cable types include ABAM, PIC, and PULP.

The CEPT mode is enabled when TCLKSEL=1. Only one output pulse shape is available in the CEPT mode; inputs LEN0, LEN1 and LEN2 can be any state except all zeros.

The line coupling transformer also contributes to the pulse shape seen at the cross-connect point. Transformers for both T1 and CEPT applications must be 1:1.35.

The wave shaping circuitry does not contribute significantly to output jitter (less than 0.01 Ulpp broadband). DED FC Output jitter will be dominated by the jitter on TCLK or LCLK. TCLK and LCLK need only be accurate in frequency, not duty cycle.

LINE DRIVERS

The on-chip differential line drivers interface directly to the output transformer. To optimize device performance, length of the TTIP and TRING traces should be minimized and isolated from neighboring interconnect.

FAULT PROTECTION

The line drivers are fault-protected and will withstand a shorted transformer secondary (or primary) without damage. Inputs MTIP and MRING are normally tied to TTIP and TRING to provide fault monitoring capability. Output LF will transition low if 192 TCLK cycles occur without a one occurring at MTIP or MRING. LE will tristate on the next one occurrence or two TCLK periods later, whichever is greater.

The threshold of MTIP and MRING varies with the line type selected at LEN0, LEN1 and LEN2. This insures detection of the lowest level zero to one transition (-15 dB buildout) as it occurs on TTIP and TRING.


LEN2	LEN1	LEN0	OPTION SELECTED	APPLICATION
0	0	0	Test mode	Do not use
0	0	1	–7.5 dB buildout	T1 CSU
0	1	0	-15 dB buildout	T1 CSU
00	1	1	0 dB buildout, 0 – 133 feet	T1 CSU, DSX–1 Cross connect
1	0	0	133 – 266 feet	DSX-1 Cross connect
1	0	1	266 – 399 feet	DSX-1 Cross connect
1	1	0	399 – 533 feet	DSX-1 Cross connect
1	1	1	533 – 655 feet	DSX-1 Cross connect

T1 LINE LENGTH SELECTION Table 2

NOTE:

1. The LEN0, LEN1 and LEN2 inputs control T1 output waveshapes when TCLKSEL=0. The G.703 (CEPT) template is selected when TCLKSEL=1 and LEN0, LEN1, and LEN2 are at any state except all zeros.

DSX-1 ISOLATED PULSE TEMPLATE Figure 3



NOTES:


1. Template shown is measured at the cross-connect point.

2. Amplitude shown is normalized; the actual midpoint voltage measured may be between 2.4 and 3.6 volts.

3. The corner points shown below are joined by straight lines to form the template.

(0, 0.05) (250, 0.05) (325, 0.80) (325, 1.15) (425, 1.15) (500, 1.05) (675, 1.05) (725, -0.07) (875, 0.05) (1250, 0.05)	(350, -0.05) (350, 0.5) (400, 0.95) (500, 0.95) (600, 0.9) (650, 0.5) (650, -0.45) (800, -0.45) (925, -0.2) (1100, -0.05) (1250, -0.05)
--	---

OUTPUT PULSE TEMPLATE AT 2.048 MHz Figure 4



NOTES:

- 1. Unlike the DSX-1 template, which is specified at the cross-connect point, the CEPT (2.048 MHz) template is specified at the transmit line output.
- 2. The template shown above is normalized. The actual pulse height is cable dependent and is specified in Table 3.
- 3. The corner points shown below are joined by straight lines to form the template.

MAXIMUM CURVE	MINIMUM CURVE
(0, 0.1)	(0, –0.1)
(109.5, 0.5)	(134.5, -0.2)
(109.5, 1.2)	(134.5, 0.5)
(244, 1.1)	(147, 0.8)
(378.5, 1.2)	(244, 0.9)
(378.5, 0.5)	(341, 0.8)
(488, 0.1)	(353.5, 0.5)
	(353.5, -0.2)
	(488, -0.1)

CHARACTERISTICS OF T1 AND CEPT INTERFACES Table 3

CHARACTERISTIC	T1	СЕРТ		
LINE RATE	1.544 MHz	2.048 MHz		
LINE CODE	AMI ¹ or B8ZS	AMI or HDB3		
TEST LOAD IMPEDANCE	100 ohm Resistive	120 ohm Resistive (wire pair) 75 ohm Resistive (coax)		
NOMINAL PEAK VOLTAGE	2.4V to 3.6 V ²	3.0V (wire pair) 2.37V (coax)		
PULSE SHAPE	–Scaled to	fit templates shown-		
NOMINAL PULSE WIDTH	324 ns	244 ns		
PULSE IMBALANCE	< 0.5 dB difference between	1) Negative peak = positive peak ±5%		
	total power of positive and negative pulses.	 Positive width at nominal half ampli- tude = negative width at nominal half amplitude ±5%. 		

- NOTES:
 1. With a ones density of at least 12.5% and no more than 15 consecutive zeros.
 2. Measured at the cross of the cro
- () point; C NOT RECOMMEND 2. Measured at the cross-connect (DSX-1) point; CSU applications may be 7.5 to 15 dB below these levels.

ABSOLUTE MAXIMUM RATINGS*

Voltage on any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature

-1.0V to +7V $0^{\circ}C$ to $70^{\circ}C$ -55°C to +125°C 260°C for 10°C

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

RECOMMENDED DC OPERATING CONDITIONS (0°C to 7						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Logic 1	V _{IH}	2.0		V _{DD} +.3	V	1
Logic 0	V _{IL}	-0.3		+0.8	VC	Ч
Supply	V _{DD}	4.75		5.25	V	

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \text{ to } 70^{\circ} \text{ C}; \text{ V}_{\text{DD}} = 5\text{V} \pm 5\%)$

					. e e, . DD	0. = 0,0
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current	I _{DD}		50		mA	2,3
Supply Current	I _{DD}	EV	35		mA	2,4
Supply Current	I _{DD}	V	20		mA	2,5
Input Leakage	հլ	-1.0		+1.0	μA	6
Output Current @ 0.4V	I _{OL}	+4.0			mA	7

CAPACITANCE

CAPACITANCE						$(t_A = 25^{\circ}C)$
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}			5	pF	
Output Capacitance	C _{OUT}			7	pF	

NOTES:

1. All inputs except MTIP and MRING.

2. V_{DD}=5.25V; TCLK = LCLK = 1.544 MHz; output line transformer and load as shown in Figure 2.

3. TAIS = 1


4. 50% ones density.

5. All zeros at data inputs.


6. $0.0V < V_{IN} < 5.0V.$

7. Output LF (open collector).


AC ELECTRICAL CHARACTER	(0°C to	70°C; V _{DD}	= 5V ± 5%)			
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
TCLK, LCLK Period	t _{CLK}		648		ns	1
TCLK, LCLK Period	t _{CLK}		488		ns	2
TCLK, LCLK Pulse Width	t _{RWH} , t _{RWL}	70	324		ns	1
TCLK, LCLK Pulse Width	t _{RWH} , t _{RWL}	70	244		ns	2
TCLK, LCLK Rise and Fall Times	t _R , t _F			20	ns	
TPOS, TNEG Setup to TCLK Falling	t _{STD}	50			ns	GN
LPOS, LNEG Setup to LCLK Falling	t _{STD}	50			ns	
TPOS, TNEG Hold from TCLK Falling	t _{HTD}	50		EN	ns	
LPOS, LNEG Hold from LCLK Falling	t _{HTD}	50	COR		ns	



DS2186 TRANSMIT LINE INTERFACE 20-PIN DIP



022798 10/11



DS2186S TRANSMIT LINE INTERFACE 20-PIN SOIC

022798 11/11

DS2186