专业PCB打样工厂,24小时加急出货

February 1996

National Semiconductor

DS75160A/DS75161A/DS75162A **IEEE-488 GPIB Transceivers**

General Description

This family of high-speed-Schottky 8-channel bi-directional transceivers is designed to interface TTL/MOS logic to the IEEE Standard 488-1978 General Purpose Interface Bus (GPIB). PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. The IEEE-488 required bus termination is provided internally with an active turn-off feature which disconnects the termination from the bus when V_{CC} is removed.

The General Purpose Interface Bus is comprised of 16 signal lines - 8 for data and 8 for interface management. The data lines are always implemented with DS75160A, and the management lines are either implemented with DS75161A in a single-controller system, or with DS75162A in a multicontroller system.

Features

- 8-channel bi-directional non-inverting transceivers ■ Bi-directional control implemented with TRI-STATE®
- output design Meets IEEE Standard 488-1978
- High-speed Schottky design
- Low power consumption
- High impedance PNP inputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- On-chip bus terminators No bus loading when V_{CC} is removed
- Pin selectable open collector mode on DS75160A driver outputs
- Accommodates multi-controller systems







Abso If Milita please Office/ Supply Input Vo Storage Lead Te Maximu Moldo	Diute Maximu ary/Aerospace spec contact the Natio Distributors for avain Voltage, V _{CC} oltage Temperature Range emperature (Soldering um Power Dissipation* ed Package nolded package 15.2 mW/*	m Ratings cified devices a conal Semicond lability and spec -65° , 4 sec.) at 25°C C above 25°C.	(Note 1) re required, uctor Sales cifications. 7.0V 5.5V C to + 150°C 260°C 1897 mW	Operating Condit V _{CC} , Supply Voltage T _A , Ambient Temperature I _{OL} , Output Low Current Bus Terminal	ions Min 4.75 0	Ma 5.2 7(4{ 19	1 X 155 0 3 3	Units V °C mA mA
Symbol	Parame			Conditions	Min	Tvn	Max	Unite
	High-Level Input Vol	tage		Conditions	2	• 7 P	Mux	V
Vii	Low-Level Input Volt	ade					0.8	v
VIK	Input Clamp Voltage		$I_{I} = -18 \text{ mA}$			-0.8	-1.5	V
V _{HYS}	Input Hysteresis	Bus			400	500		mV
VOH	High-Level	Terminal	$I_{OH} = -800$	μΑ	2.7	3.5		
	Output Voltage	Bus (Note 5)	$I_{OH} = -5.2 \text{ m}$	2.5	3.4		- V	
V _{OL}	Low-Level	Terminal	$I_{OL} = 16 \text{ mA}$		0.3	0.5		
	Output Voltage	Bus	$I_{OH} = 48 \text{ mA}$			0.4	0.5	-
IIH	High-Level	Torminal and	$V_{I} = 5.5V$		0.2	100		
	Input Current	TE, PE, DC,	$V_{I} = 2.7V$			0.1	20	_ μΑ
IIL	Low-Level Input Current	SC Inputs	$V_{I} = 0.5V$			-10	-100	μΑ
V _{BIAS}	Terminator Bias Voltage at Bus Port		Driver Disabled	I _{l(bus)} = 0 (No Load)	2.5	3.0	3.7	v
ILOAD	Terminator			$V_{I(bus)} = -1.5V \text{ to } 0.4V$	-1.3			
	Bus Loading			$V_{I(bus)} = 0.4V$ to 2.5V	0		-3.2	
	Current	Bus	Driver Disabled	$V_{I(bus)} = 2.5V \text{ to } 3.7V$			2.5 3.2	mA
				$V_{l(bus)} = 3.7V \text{ to } 5V$	0		2.5	
				$V_{I(bus)} = 5V \text{ to } 5.5V$	0.7		2.5	
			$V_{\rm CC} = 0V, V_{\rm I}$	(bus) = 0V to 2.5V			40	μΑ
I _{OS}	Short-Circuit	Terminal	$V_{I} = 2V, V_{O} =$	= 0V (Note 4)	-15	-35	-75	mA
	Output Current	Bus (Note 5)			-35	-75	-150	
ICC	Supply Current	DS75160A	Transmit, TE		85	125	- mA	
			Receive, TE =		70	100		
		DS75161A	$TE = 0.8V, DC = 0.8V, V_1 = 0.8V$			84		125
		DS75162A	TE = 0.8V, D	$C = 0.8V, SC = 2V, V_1 = 0.8V$		85	125	
C _{IN}	Bus-Port Capacitance	Bus	$V_{CC} = 5V \text{ or } 0$ f = 1 MHz	$VV, V_{I} = 0V \text{ to } 2V,$		20	30	pF
Note 1: " should be	Absolute Maximum Ratings operated at these limits. T	" are those values be he table of "Electrica	yond which the safe I Characteristics" pr	ty of the device cannot be guaranteed. The ovides conditions for actual device operation	y are not me on.	eant to imp	ly that the	device

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C temperature range and the 4.75V to 5.25V power supply range. All typical values are for T_A = 25°C and V_{CC} = 5.0V.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: This characteristic does not apply to outputs on DS75161A and DS75162A that are open collector.

Switching Characteristics V _{CC} = 5.0V ±5%, T _A = 0°C to 70°C (Note 1)														
Symbol	Parameter	From	То	Conditions	DS75160A			DS75161A			DS75162A			Unite
Symbol	Farameter			Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	Terminal	Bus	$\begin{array}{l} V_L=2.3V\\ R_L=38.3\Omega \end{array}$		10	20		10	20		10	20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Torrinda	Buo	C _L = 30 pF <i>Figure 1</i>		14	20		14	20		14	20	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Bus	Terminal	$V_L = 5.0V$ $R_L = 240\Omega$		14	20		14	20		14	20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	240		C _L = 30 pF <i>Figure 2</i>		10	20		10	20		10	20	ns
t _{PZH}	Output Enable Time to High Level			$V_{I} = 3.0V$ $V_{L} = 0V$		19	32		23	40		23	40	ns
t _{PHZ}	Output Disable Time From High Level	TE, DC, or SC		$R_{L} = 480\Omega$ $C_{L} = 15 \text{ pF}$ Figure 1		15	22		15	25		15	25	ns
t _{PZL}	Output Enable Time to Low Level	(Note 2) (Note 3)	Bus	$V_{I} = 0V$ $V_{L} = 2.3V$		24	35		28	48		28	48	ns
t _{PLZ}	Output Disable Time From Low Level			$R_L = 38.3\Omega$ $C_L = 15 \text{ pF}$ Figure 1	r	17	25		17	27		17	27	ns
t _{PZH}	Output Enable Time to High Level			$V_{I} = 3.0V$ $V_{L} = 0V$		17	33		18	40		18	40	ns
t _{PHZ}	Output Disable Time From High Level	TE, DC, or SC	Terminal	$R_{L} = 3 k\Omega$ $C_{L} = 15 pF$ Figure 1		15	25		22	33		22	33	ns
t _{PZL}	Output Enable Time to Low Level	(Note 2) (Note 3)		$V_{l} = 0V$ $V_{L} = 5V$		25	39		28	52		28	52	ns
t _{PLZ}	Output Disable Time From Low Level			$R_L = 280\Omega$ $C_L = 15 \text{ pF}$ Figure 1		15	27		20	35		20	35	ns
t _{PZH}	Output Pull-Up Enable Time (DS75160A Only)	PE	Bus	$V_{I} = 3V$ $V_{L} = 0V$		10	17		NA			NA		ns
t _{PHZ}	Output Pull-UP Disable Time (DS75160A Only)	(Note 2)		$R_{L} = 480\Omega$ $C_{L} = 15 \text{ pF}$ Figure 1		10	15		NA			NA		ns

Note 1: Typical values are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$ and are meant for reference only. **Note 2:** Refer to Functional Truth Tables for control input definition.

Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the V₁ voltage source when the output connected to that input becomes active.





Functional Description DS75160A

This device is an 8-channel bi-directional transceiver with one common direction control input, denoted TE. When used to implement the IEEE-488 bus, this device is connected to the eight data bus lines, designated DIO1-DIO8. The port connections to the bus lines have internal terminators, in accordance with the IEEE-488 Standard, that are deactivated when the device is powered down. This feature guarantees no bus loading when $V_{CC} = 0V$. The bus port outputs also have a control mode that either enables or disables the active upper stage of the totem-pole configuration. When this control input, denoted PE, is in the high state, the bus outputs operate in the high-speed totem-pole mode. When PE is in the low state, the bus outputs operate as open collector outputs which are necessary for parallel polling.

DS75161A

This device is also an 8-channel bi-directional transceiver which is specifically configured to implement the eight management signal lines of the IEEE-488 bus. This device, paired with the DS75160A, forms the complete 16-line interface between the IEEE-488 bus and a single controller instrumentation system. In compliance with the system organization of the management signal lines, the SRQ, NDAC, and NRFD bus port outputs are open collector. In contrast to the DS75160A, these open collector outputs are a fixed configuration. The direction control is divided into three groups. The DAV, NDAC, and NRFD transceiver directions are controlled by the TE input. The ATN, SRQ, REN, and IFC transceiver directions are controlled by the DC input. The EOI transceiver direction is a function of both the TE and DC inputs, as well as the logic level present on the ATN channel. The port connections to the bus lines have internal terminators identical to the DS75160A.

DS75162A

This device is identical to the DS75161A, except that an additional direction control input is provided, denoted SC. The SC input controls the direction of the BEN and IEC transceivers that are normally controlled by the DC input on the DS75161A. This additional control function is instrumental in implementing multiple controller systems.

Signal Line Classi- fication	Mne- monic	Mne- monic Definition				
	DC	Direction Control	DS75161A/ DS75162A			
Control	PE	Pull-Up Enable	DS75160A			
Signals	TE	Talk Enable	All			
	SC	System Controller	DS75162A			
Data	B1-B8	Bus Side of Device	DS75160A			
I/O Ports	D1-D8	Terminal Side of Device				
	ATN	Attention				
	DAV	Data Valid				
	EOI	End or Identify				
Management	IFC	Interface Clear	DS75161A/			
Signals	NDAC	Not Data Accepted	DS75162A			
	NRFD	Not Ready for Data]			
	REN	Remote Enable				
	SRQ	Service Request				









Functional Truth Tables

DS75160A

Contro Lev	l Input vel	Da	ata Transceivers
TE	PE	Direction	Bus Port Configuration
н	н	т	Totem-Pole Output
н	L	Т	Open Collector Output
L	X	R	Input

	DS75161A											
Contro		Transceiver Signal Direction										
TE	DC	ATN	'N* E		REN	IFC	SRQ	NRFD	NDAC	DAV		
н	н		R		R	R	т	R	R	т		
н	L		т		Т	Т	R	R	R	Т		
L	н		R		R	R	Т	Т	Т	R		
L	L		Т		Т	Т	R	Т	Т	R		
Н	Х	Н		Т								
L	Х	н		R								
X	н	L		R								
X	L	L		Т								

DS75162A

Con	trol Inp	Transceiver Signal Direction									
SC	TE	DC	AT	ATN*		REN	IFC	SRQ	NRFD	NDAC	DAV
н	н	н		R		т	т	Т	R	R	Т
н	н	L		Т		Т	Т	R	R	R	Т
н	L	н		R		Т	Т	Т	Т	Т	R
н	L	L		Т		Т	Т	R	Т	Т	R
L	н	н		R		R	R	Т	R	R	Т
L	н	L		Т		R	R	R	R	R	Т
L	L	н		R		R	R	Т	Т	Т	R
L	L	L		Т		R	R	R	Т	Т	R
x	н	х	н		т						
X	L	Х	н		R						
X	X	н	L		R						
X	X	L	L		Т						

H = High level input

L = Low level input

X = Don't care

T = Transmit, i.e., signal outputted to bus

 ${\sf R}\,=\,{\sf Receive},$ i.e., signal outputted to terminal

*The ATN signal level is sensed for internal multiplex control of EOI transmission direction logic.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.